ATA6603-EK Atmel, ATA6603-EK Datasheet - Page 165

no-image

ATA6603-EK

Manufacturer Part Number
ATA6603-EK
Description
MCU, MPU & DSP Development Tools Demoboard LIN-MCM
Manufacturer
Atmel
Datasheet

Specifications of ATA6603-EK

Lead Free Status / RoHS Status
Lead free / RoHS Compliant
4.15.5.1
4921E–AUTO–09/09
Compare Output Mode and Waveform Generation
Figure 4-56. Compare Match Output Unit, Schematic
The general I/O port function is overridden by the Output Compare (OC2x) from the Waveform
Generator if either of the COM2x1:0 bits are set. However, the OC2x pin direction (input or out-
put) is still controlled by the Data Direction Register (DDR) for the port pin. The Data Direction
Register bit for the OC2x pin (DDR_OC2x) must be set as output before the OC2x value is visi-
ble on the pin. The port override function is independent of the Waveform Generation mode.
The design of the Output Compare pin logic allows initialization of the OC2x state before the out-
put is enabled. Note that some COM2x1:0 bit settings are reserved for certain modes of
operation (see
The Waveform Generator uses the COM2x1:0 bits differently in normal, CTC, and PWM modes.
For all modes, setting the COM2x1:0 = 0 tells the Waveform Generator that no action on the
OC2x Register is to be performed on the next compare match. For compare output actions in the
non-PWM modes refer to
page
A change of the COM2x1:0 bits state will have effect at the first compare match after the bits are
written. For non-PWM modes, the action can be forced to have immediate effect by using the
FOC2x strobe bits.
173, and for phase correct PWM refer to
COMnx1
COMnx0
FOCnx
clk
I/O
“8-bit Timer/Counter Register Description” on page
Waveform
Generator
Table 4-61 on page
D
D
D
PORT
DDR
OCnx
Table 4-63 on page
173. For fast PWM mode, refer to
Q
Q
Q
ATA6602/ATA6603
1
0
172).
174.
OCnx
Pin
Table 4-62 on
165

Related parts for ATA6603-EK