ADN8102ACPZ Analog Devices Inc, ADN8102ACPZ Datasheet - Page 26

• Manufacturer Part Number: ADN8102ACPZ
• Description: IC,Cable Equalizer,LLCC,64PIN,PLASTIC
• Manufacturer: Analog Devices Inc
• Series: XStream™r

Specifications of ADN8102ACPZ

• Applications: Ethernet Controller
• Interface: I²C
• Voltage - Supply: 1.8 V ~ 3.3 V
• Package / Case: 64-LFCSP
• Mounting Type: Surface Mount
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

ADN8102
I
To read data from the ADN8102 register set, a microcontroller,
or any other I
signals to the ADN8102 slave device. The steps that need to be
completed are listed as follows, where the signals are controlled
by the I
procedure can be seen in Figure 43.
1.
2.
3.
4.
5.
6.
7.
8.
9.
10.
11.
12.
2
C INTERFACE DATA TRANSFERS—DATA READ
Send a start condition (while holding the SCL line high,
pull the SDA line low).
Send the ADN8102 part address (seven bits) whose
upper five bits are the static value 10010b and whose
lower two bits are controlled by the input pins ADDR[1:0].
This transfer should be MSB first.
Send the write indicator bit (0).
Wait for the ADN8102 to acknowledge the request.
Send the register address (eight bits) from which data is
to be read. This transfer should be MSB first. The register
address is kept in memory in the ADN8102 until the
part is reset or the register address is written over with
the same procedure (Step 1 to Step 6).
Wait for the ADN8102 to acknowledge the request.
Send a repeated start condition (while holding the SCL
line high, pull the SDA line low).
Send the ADN8102 part address (seven bits) whose
upper five bits are the static value 10010b and whose
lower two bits are controlled by the input pins ADDR[1:0].
This transfer should be MSB first.
Send the read indicator bit (1).
Wait for the ADN8102 to acknowledge the request.
The ADN8102 then serially transfers the data (eight bits)
held in the register indicated by the address set in Step 5.
Acknowledge the data.
GENERAL CASE
EXAMPLE
2
C master, unless otherwise specified. A diagram of the
SDA
SDA
SCL
2
C master, needs to send the appropriate control
START
1
FIXED PART
ADDR
2
ADDR
[1:0]
2
R/
W
3
A
4
REGISTER ADDR
5
Figure 43. I
Rev. B | Page 26 of 36
2
C Read Diagram
6
A Sr
7
13a.
13b.
13c.
13d.
Figure 43 shows the ADN8102 read process. The SCL signal is
shown along with a general read operation and a specific example.
In the example, Data 0x49 is read from Address 0x6D of an
ADN8102 part with a part address of 0x4B. The part address is
seven bits wide. The upper five bits of the ADN8102 are internally
set to 10010b. The lower two bits are controlled by the ADDR[1:0]
pins. In this example, the bits controlled by the ADDR[1:0] pins
are set to 11b. In Figure 43, the corresponding step number is
visible in the circle under the waveform. The SCL line is driven
by the I
line, the data in the shaded polygons is driven by the ADN8102,
whereas the data in the nonshaded polygons is driven by the I
master. The end phase case shown is that of Step 13a.
Note that the SDA line changes only when the SCL line is low,
except for the case of sending a start, stop, or repeated start
condition, as in Step 1, Step 7, and Step 13. In Figure 43, A is the
same as ACK in Figure 42. Equally, Sr represents a repeated
start where the SDA line is brought high before SCL is raised.
SDA is then dropped while SCL is still high.
FIXED PART
ADDR
8
Send a stop condition (while holding the SCL line high,
Send a repeated start condition (while holding the SCL
Send a repeated start condition (while holding the SCL
Send a repeated start condition (while holding the SCL
pull the SDA line high) and release control of the bus.
line high, pull the SDA line low) and continue with Step 2
of the write procedure (in the I2C Interface Data
Transfers—Data Write section) to perform a write.
line high, pull the SDA line low) and continue with Step 2 of
this procedure to perform a read from a another address.
line high, pull the SDA line low) and continue with Step 8 of
this procedure to perform a read from the same address.
2
C master and never by the ADN8102 slave. As for the SDA
ADDR
[1:0]
8
R/
W
9
A
10
DATA
11
12
A
STOP
13a
2
C