ADF4360-8BCPZ Analog Devices Inc, ADF4360-8BCPZ Datasheet - Page 12

• Manufacturer Part Number: ADF4360-8BCPZ
• Description: IC SYNTHESIZER VCO 24-LFCSP
• Manufacturer: Analog Devices Inc
• Type: Fanout Distribution, Integer N Synthesizer (RF)r

Specifications of ADF4360-8BCPZ

• Pll: Yes
• Input: CMOS
• Output: Clock
• Number Of Circuits: 1
• Ratio - Input:output: 1:2
• Differential - Input:output: No/No
• Frequency - Max: 400MHz
• Divider/multiplier: Yes/No
• Voltage - Supply: 3 V ~ 3.6 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 24-LFCSP
• Frequency-max: 400MHz
• Pll Type: Frequency Synthesis
• Frequency: 400MHz
• Supply Current: 5mA
• Supply Voltage Range: 3V To 3.6V
• Digital Ic Case Style: LFCSP
• No. Of Pins: 24
• Operating Temperature Range: -40°C To +85°C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: EVAL-ADF4360-8EBZ1 - BOARD EVALUATION FOR ADF4360-8
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

ADF4360-8
OUTPUT STAGE
The RF
connected to the collectors of an NPN differential pair driven
by buffered outputs of the VCO, as shown in Figure 20. To allow
the user to optimize the power dissipation vs. the output power
requirements, the tail current of the differential pair is pro-
grammable via Bits PL1 and PL2 in the control latch. Four cur-
rent levels may be set: 3.5 mA, 5 mA, 7.5 mA, and 11 mA. These
levels give output power levels of −9 dBm, −6 dBm, −3 dBm,
and 0 dBm, respectively, using the correct shunt inductor to V
and ac coupling into a 50 Ω load. Alternatively, both outputs can
be combined in a 1 + 1:1 transformer or a 180° microstrip cou-
pler (see the Output Matching section).
OUT
A and RF
OUT
B pins of the ADF4360 family are
Rev. A | Page 12 of 24
DD
If the outputs are used individually, the optimum output stage
consists of a shunt inductor to V
Another feature of the ADF4360 family is that the supply current
to the RF output stage is shut down until the part achieves lock, as
measured by the digital lock detect circuitry. This is enabled by the
Mute-Till-Lock Detect (MTLD) bit in the control latch.
VCO
Figure 20. Output Stage ADF4360-8
BUFFER
DD
RF
.
OUT
A
RF
OUT
B