XC5VLX50-1FFG1153C Xilinx Inc, XC5VLX50-1FFG1153C Datasheet - Page 203

IC FPGA VIRTEX-5 50K 1153FBGA

XC5VLX50-1FFG1153C

Manufacturer Part Number
XC5VLX50-1FFG1153C
Description
IC FPGA VIRTEX-5 50K 1153FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 LXr

Specifications of XC5VLX50-1FFG1153C

Total Ram Bits
1769472
Number Of Logic Elements/cells
46080
Number Of Labs/clbs
3600
Number Of I /o
560
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1153-BBGA, FCBGA
No. Of Logic Blocks
3600
No. Of Macrocells
50000
Family Type
Virtex-5
No. Of Speed Grades
1
No. Of I/o's
560
Clock Management
DCM, PLL
Core Supply
RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
HW-V5-ML561-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML550-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML521-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5GBE-DK-UNI-G - KIT DEV V5 LXT GIGABIT ETHERNET122-1508 - EVALUATION PLATFORM VIRTEX-5
Number Of Gates
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
122-1561

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC5VLX50-1FFG1153C
Manufacturer:
ISSI
Quantity:
15
Part Number:
XC5VLX50-1FFG1153C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VLX50-1FFG1153C
Manufacturer:
XILINX
0
Part Number:
XC5VLX50-1FFG1153C
Manufacturer:
XILINX
Quantity:
6
Part Number:
XC5VLX50-1FFG1153C
0
Part Number:
XC5VLX50-1FFG1153CES
Manufacturer:
Xilinx Inc
Quantity:
10 000
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
Timing Characteristics
Figure 5-26
X-Ref Target - Figure 5-26
At time T
CE input of the slice register.
At time T
become valid-High at the D input of the slice register and is reflected on either the
AQ, BQ, CQ, or DQ pin at time T
At time T
becomes valid-High, resetting the slice register. This is reflected on the AQ, BQ, CQ,
or DQ pin at time T
illustrates the general timing characteristics of a Virtex-5 FPGA slice.
CEO
DICK
SRCK
AQ/BQ/CQ/DQ
AX/BX/CX/DX
before clock event (1), the clock-enable signal becomes valid-High at the
SR (RESET)
Figure 5-26: General Slice Timing Characteristics
before clock event (1), data from either AX, BX, CX, or DX inputs
before clock event (3), the SR signal (configured as synchronous reset)
(DATA)
(OUT)
CKO
CLK
CE
www.xilinx.com
after clock event (3).
1
CKO
T
T
CEO
DICK
after clock event (1).
T
CKO
2
3
CLB / Slice Timing Models
T
ug190_5_26_050506
SRCK
T
CKO
203

Related parts for XC5VLX50-1FFG1153C