EP4CE55F23C7 Altera, EP4CE55F23C7 Datasheet - Page 28

no-image

EP4CE55F23C7

Manufacturer Part Number
EP4CE55F23C7
Description
IC CYCLONE IV FPGA 55K 484FBGA
Manufacturer
Altera
Series
CYCLONE® IV Er

Specifications of EP4CE55F23C7

Number Of Logic Elements/cells
55856
Number Of Labs/clbs
3491
Total Ram Bits
2340000
Number Of I /o
324
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
484-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP4CE55F23C7
Manufacturer:
ALTERA
Quantity:
996
Part Number:
EP4CE55F23C7
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4CE55F23C7
Manufacturer:
ALTERA
0
Part Number:
EP4CE55F23C7N
Manufacturer:
ATMEL
Quantity:
4 200
Part Number:
EP4CE55F23C7N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4CE55F23C7N
Manufacturer:
ALTERA
0
Part Number:
EP4CE55F23C7N
0
1–28
Table 1–31. RSDS Transmitter Timing Specifications for Cyclone IV Devices
Table 1–32. Emulated RSDS_E_1R Transmitter Timing Specifications for Cyclone IV Devices
—Preliminary
Cyclone IV Device Handbook, Volume 3
Device
operation in
Mbps
t
Transmitter
channel-to-
channel skew
(TCCS)
Output jitter
(peak to peak)
t
t
t
Notes to
(1) Applicable for true RSDS and emulated RSDS_E_3R transmitter.
(2) Cyclone IV E devices—true RSDS transmitter is only supported at the output pin of Row I/O Banks 1, 2, 5, and 6. Emulated RSDS transmitter is supported at the
(3) t
(4) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7
f
clock
frequency)
DUTY
RISE
FALL
LOCK
HSCLK
Symbol
(3)
output pin of all I/O Banks.
Cyclone IV GX devices—true RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output
pin of I/O Banks 3, 4, 5, 6, 7, 8, and 9.
speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.
Symbol
LOCK
(input
Table
is the time required for the PLL to lock from the end-of-device configuration.
1–31:
20 – 80%,
C
20 – 80%,
C
LOAD
LOAD
Modes
×10
×8
×7
×4
×2
×1
Modes
= 5 pF
= 5 pF
×10
×8
×7
×4
×2
×1
Min Typ Max Min Typ
100
80
70
40
20
10
45
Min Typ
10
10
10
10
10
10
500
500
C6
C6
360
360
360
360
360
360
200
500
55
1
Max Min
170
85
85
85
85
85
100
80
70
40
20
10
45
10
10
10
10
10
10
C7, I7
500
500
C7, I7
Typ Max Min Typ
Max
311
311
311
311
311
311
200
500
55
1
170
85
85
85
85
85
Min
100
80
70
40
20
10
45
10
10
10
10
10
10
C8, A7
C8, A7
(Note
500
500
Typ
1), (2),
Max Min
170
Max
85
85
85
85
85
311
311
311
311
311
311
200
550
55
1
Chapter 1: Cyclone IV Device Datasheet
(4)
© December 2010 Altera Corporation
10
10
10
10
10
10
Min Typ
100
45
80
70
40
20
10
(Note 1), (3)
(Part 2 of 2)—Preliminary
C8L, I8L
Typ Max Min Typ
C8L, I8L
500
500
Switching Characteristics
170
85
85
85
85
85
Max
311
311
311
311
311
311
200
600
55
(Part 1 of 2)
1
10
10
10
10
10
10
Min Typ
100
80
70
40
20
10
45
C9L
500
500
C9L
Max
72.5
72.5
72.5
72.5
72.5
145
Max
265
265
265
265
265
265
200
700
55
1
MHz
MHz
MHz
MHz
MHz
MHz
Unit
Mbps
Mbps
Mbps
Mbps
Mbps
Mbps
Unit
ms
ps
ps
ps
ps
%

Related parts for EP4CE55F23C7