EP20K400EFC672-1X Altera, EP20K400EFC672-1X Datasheet - Page 17

IC APEX 20KE FPGA 400K 672-FBGA

EP20K400EFC672-1X

Manufacturer Part Number
EP20K400EFC672-1X
Description
IC APEX 20KE FPGA 400K 672-FBGA
Manufacturer
Altera
Series
APEX-20K®r
Datasheet

Specifications of EP20K400EFC672-1X

Number Of Logic Elements/cells
16640
Number Of Labs/clbs
1664
Total Ram Bits
212992
Number Of I /o
488
Number Of Gates
1052000
Voltage - Supply
1.71 V ~ 1.89 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
672-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
544-1102

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP20K400EFC672-1X
Manufacturer:
ALTERA
Quantity:
2
Part Number:
EP20K400EFC672-1X
Manufacturer:
ALTERA
Quantity:
3
Part Number:
EP20K400EFC672-1X
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP20K400EFC672-1X
Manufacturer:
ALTERA
Quantity:
1
Part Number:
EP20K400EFC672-1X
Manufacturer:
ALTERA
0
Part Number:
EP20K400EFC672-1X
Manufacturer:
ALTERA
Quantity:
120
Part Number:
EP20K400EFC672-1X
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP20K400EFC672-1XN
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP20K400EFC672-1XN
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP20K400EFC672-1XN
Manufacturer:
ALTERA
0
Altera Corporation
LE Operating Modes
The APEX 20K LE can operate in one of the following three modes:
Each mode uses LE resources differently. In each mode, seven available
inputs to the LE—the four data inputs from the LAB local interconnect,
the feedback from the programmable register, and the carry-in and
cascade-in from the previous LE—are directed to different destinations to
implement the desired logic function. LAB-wide signals provide clock,
asynchronous clear, asynchronous preset, asynchronous load,
synchronous clear, synchronous load, and clock enable control for the
register. These LAB-wide signals are available in all LE modes.
The Quartus II software, in conjunction with parameterized functions
such as LPM and DesignWare functions, automatically chooses the
appropriate mode for common functions such as counters, adders, and
multipliers. If required, the designer can also create special-purpose
functions that specify which LE operating mode to use for optimal
performance.
Normal mode
Arithmetic mode
Counter mode
Figure 8
APEX 20K Programmable Logic Device Family Data Sheet
shows the LE operating modes.
17

Related parts for EP20K400EFC672-1X