XC5VSX50T-2FF665C Xilinx Inc, XC5VSX50T-2FF665C Datasheet - Page 117

• Manufacturer Part Number: XC5VSX50T-2FF665C
• Description: IC FPGA VIRTEX-5 50K 665FCBGA
• Manufacturer: Xilinx Inc
• Series: Virtex™-5 SXTr

Specifications of XC5VSX50T-2FF665C

• Number Of Logic Elements/cells: 52224
• Number Of Labs/clbs: 4080
• Total Ram Bits: 4866048
• Number Of I /o: 360
• Voltage - Supply: 0.95 V ~ 1.05 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 665-BBGA, FCBGA
• For Use With: HW-V5-ML506-UNI-G - EVALUATION PLATFORM VIRTEX-5
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Number Of Gates: -

Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
Read Operation
Write Operation
Write Modes
Table 4-2: True Dual-Port Names and Descriptions (Continued)
In latch mode, the read operation uses one clock edge. The read address is registered on the
read port, and the stored data is loaded into the output latches after the RAM access time.
When using the output register, the read operation will take one extra latency cycle.
A write operation is a single clock-edge operation. The write address is registered on the
write port, and the data input is stored in memory.
Three settings of the write mode determines the behavior of the data available on the
output latches after a write clock edge: WRITE_FIRST, READ_FIRST, and NO_CHANGE.
Write mode selection is set by configuration. The Write mode attribute can be individually
selected for each port. The default mode is WRITE_FIRST. WRITE_FIRST outputs the
newly written data onto the output bus. READ_FIRST outputs the previously stored data
while new data is being written. NO_CHANGE maintains the output previously
generated by a read operation.
For the simple dual port block RAM and ECC configurations, the Write mode is always
READ_FIRST, and therefore no collision can occur when used in synchronous mode.
Notes:
1. The
CASCADEOUTLAT[A|B]
CASCADEINREG[A|B]
CASCADEOUTREG[A|B]
pins.
Data-In Buses - DI[A|B]<#:0> & DIP[A|B]<#:0>
Port Name
www.xilinx.com
Cascade output pin for 64K x 1 mode when optional output
registers are not enabled
Cascade input for 64K x 1 mode when optional input register
is enabled
Cascade output for 64K x 1 mode when optional output
register is enabled
Synchronous Dual-Port and Single-Port RAMs
section has more information on data parity
Description
117