XC5VSX50T-2FF665C Xilinx Inc, XC5VSX50T-2FF665C Datasheet - Page 200

• Manufacturer Part Number: XC5VSX50T-2FF665C
• Description: IC FPGA VIRTEX-5 50K 665FCBGA
• Manufacturer: Xilinx Inc
• Series: Virtex™-5 SXTr

Specifications of XC5VSX50T-2FF665C

• Number Of Logic Elements/cells: 52224
• Number Of Labs/clbs: 4080
• Total Ram Bits: 4866048
• Number Of I /o: 360
• Voltage - Supply: 0.95 V ~ 1.05 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 665-BBGA, FCBGA
• For Use With: HW-V5-ML506-UNI-G - EVALUATION PLATFORM VIRTEX-5
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Number Of Gates: -

Chapter 5: Configurable Logic Blocks (CLBs)
CLB / Slice Timing Models
200
to create an adder/accumulator. CYINIT is the CIN of the first bit in a carry chain. The
CYINIT value can be 0 (for add), 1 (for subtract), or AX input (for the dynamic first carry
bit). The CIN input is used to cascade slices to form a longer carry chain. The O outputs
contain the sum of the addition/subtraction. The CO outputs compute the carry out for
each bit. CO3 is connected to COUT output of a slice to form a longer carry chain by
cascading multiple slices. The propagation delay for an adder increases linearly with the
number of bits in the operand, as more carry chains are cascaded. The carry chain can be
implemented with a storage element or a flip-flop in the same slice.
Due to the large size and complexity of Virtex-5 FPGAs, understanding the timing
associated with the various paths and functional elements is a difficult and important task.
Although it is not necessary to understand the various timing parameters to implement
most designs using Xilinx software, a thorough timing model can assist advanced users in
analyzing critical paths or planning speed-sensitive designs.
Three timing model sections are described:
•
•
•
Use the models in this chapter in conjunction with both the Xilinx Timing Analyzer
software (TRCE) and the section on switching characteristics in the Virtex-5 FPGA Data
Sheet. All pin names, parameter names, and paths are consistent with the post-route timing
and pre-route static timing reports. Most of the timing parameters found in the section on
switching characteristics are described in this chapter.
All timing parameters reported in the Virtex-5 FPGA Data Sheet are associated with slices
and CLBs. The following sections correspond to specific switching characteristics sections
in the Virtex-5 FPGA Data Sheet:
•
•
•
•
Functional element diagram – basic architectural schematic illustrating pins and
connections
Timing parameters – definitions of Virtex-5 FPGA Data Sheet timing parameters
Timing Diagram - illustrates functional element timing parameters relative to each
other
General Slice Timing Model and Parameters
Slice Distributed RAM Timing Model and Parameters (Available in SLICEM only)
(CLB Distributed RAM Switching Characteristics)
Slice SRL Timing Model and Parameters (Available in SLICEM only)
Switching Characteristics)
Slice Carry-Chain Timing Model and Parameters
Characteristics)
www.xilinx.com
(CLB Switching Characteristics)
(CLB Application Switching
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
(CLB SRL