ELLXT971ABE.A4 Intel, ELLXT971ABE.A4 Datasheet - Page 60

no-image

ELLXT971ABE.A4

Manufacturer Part Number
ELLXT971ABE.A4
Description
IC TRANS 3.3V ETHERNET 64-BGA
Manufacturer
Intel
Type
PHY Transceiverr
Datasheet

Specifications of ELLXT971ABE.A4

Number Of Drivers/receivers
1/1
Protocol
IEEE 802
Voltage - Supply
3.14 V ~ 3.45 V
Mounting Type
Surface Mount
Package / Case
64-BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
870479

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ELLXT971ABE.A4
Manufacturer:
Intel
Quantity:
10 000
Part Number:
ELLXT971ABE.A4-870479
Manufacturer:
Cortina Systems Inc
Quantity:
135
Part Number:
ELLXT971ABE.A4-870479
Manufacturer:
TI
Quantity:
1 624
Part Number:
ELLXT971ABE.A4-870479
Manufacturer:
Cortina Systems Inc
Quantity:
10 000
Intel
5.10
5.10.1
5.10.2
5.10.3
60
Table 15. Valid JTAG Instructions
®
LXT971A Single-Port 10/100 Mbps PHY Transceiver
Note:
Boundary Scan (JTAG 1149.1) Functions
The LXT971A Transceiver includes a IEEE 1149.1 boundary scan test port for board level testing.
All digital input, output, and input/output pins are accessible.
For the related BSDL file, contact your local sales office or access the Intel website
(www.intel.com).
Boundary Scan Interface
The boundary scan interface consists of five pins (TMS, TDI, TDO, TRST_L, and TCK). It
includes a state machine, data register array, and instruction register. The TMS and TDI pins are
pulled up internally. TCK is pulled down internally. TDO does not have an internal pull-up or pull-
down.
State Machine
The TAP controller is a state machine, with 16 states driven by the TCK and TMS pins. Upon reset,
the TEST_LOGIC_RESET state is entered. The state machine is also reset when TMS and TDI are
high for five TCK periods.
Instruction Register
After the state machine resets, the IDCODE instruction is always invoked. The decode logic
ensures the correct data flow to the Data registers according to the current instruction.
Table 15
EXTEST
IDCODE
SAMPLE
HIGHZ
CLAMP
BYPASS
Name
lists valid JTAG instructions for the LXT971A Transceiver.
1111 1111 1110 1000
1111 1111 1111 1000
1111 1111 1100 1111
1111 1111 1111 1110
1111 1111 1110 1111
1111 1111 1111 1111
Code
External Test
ID Code Inspection
Sample Boundary
Force Float
Control Boundary to 1/0
Bypass Scan
Description
Test
Normal
Normal
Normal
Test
Normal
Mode
Document Number: 249414-003
Revision Date: June 18, 2004
BSR
ID REG
BSR
Bypass
Bypass
Bypass
Data Register
Datasheet

Related parts for ELLXT971ABE.A4