STLC3055Q STMicroelectronics, STLC3055Q Datasheet
STLC3055Q
Specifications of STLC3055Q
Available stocks
Related parts for STLC3055Q
STLC3055Q Summary of contents
Page 1
WLL and ISDN-TA subscriber line interface circuit Features ■ Monochip subscriber line interface circuit (SLIC) optimised for WLL and VoIP applications ■ Implement all key features of the BORSHT function ■ Single supply (5 ■ Built ...
Page 2
... Application diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 6 Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 6.1 Test circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 7 Overvoltage protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 8 Typical state diagram for STLC3055N operation . . . . . . . . . . . . . . . . . 30 9 STLC3055Q vs STLC3055N compatibility 9.1 Typical power consumption comparison . . . . . . . . . . . . . . . . . . . . . . . . . . 31 9.2 Hardware differences . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 9.3 Parameter differences . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 10 Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 11 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 2/34 Power down ...
Page 3
STLC3055N List of tables Table 1. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 4
List of figures List of figures Figure 1. Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 5
STLC3055N 1 Block diagram Figure 1. Block diagram GAIN SETTING TX RX ZAC1 ZAC RS ZB CKTTX CTTX1 CTTX2 FTTX INPUT LOGIC AND DECODER Status and functions SUPERVISION AC PROC TTX PROC REFERENCE RTTX CAC ILTF ...
Page 6
Pin description 2 Pin description Figure 2. Pin connection (top view) GAIN SET Table 2. Pin description N° Pin 1 D0 Control Interface: input bit Control Interface: input bit Control interface: input bit 2. ...
Page 7
STLC3055N Table 2. Pin description (continued) N° Pin 17 RS Protection resistors image (the image resistor is connected from this node to ZAC). Balance network for wire conversion (the balance impedance ZB is connected 18 ZB from ...
Page 8
Electrical specification 3 Electrical specification 3.1 Absolute maximum rating Table 3. Absolute maximum ratings Symbol V Positive supply voltage pos A/BGND AGND to BGND V Pin D0, D1, D2, DET, CKTTX dig T Max. junction temperature j Vbtot=|Vpos|+|Vbat|. (Total voltage ...
Page 9
STLC3055N 4 Functional description The STLC3055N is a device specifically developed for WLL VoIP and ISDN-TA applications based on a SLIC core, on purpose optimised for these applications, with the addition of a DC/DC converter controller to fulfil ...
Page 10
Functional description Once the line goes in off-hook condition, the DC/DC converter automatically adjust the generated battery voltage in order to feed the line with a fixed DC current (programmable via RLIM) optimising in this way the power dissipation. 4.2 ...
Page 11
STLC3055N The STLC3055N feeds the line with a constant current fixed by RLIM ( range). The on-hook voltage is typically 40 V allowing on-hook transmission; the self generated Vbat is -50 V typ. If the loop ...
Page 12
Functional description Table 8. SLIC states in active mode Polarity reversal The D2 bit controls the line polarity, the transition between the two polarities is performed in a "soft" way. ...
Page 13
STLC3055N Figure 6. Metering pulse generation circuit. BURST SHAPING GENERATOR D0 CKTTX Square wave pulse metering The waveform so generated is then filtered and injected on the line. The low pass filter can be obtained using the integrated buffer OP1 ...
Page 14
Functional description desired ring frequency. This bit in fact controls the line polarity (0=direct; 1=reverse the Active mode the line voltage transition is performed with a ramp transition, obtaining in this way a trapezoidal balanced ring waveform (see ...
Page 15
STLC3055N In order to drive up to 5REN (1REN= 6930 Ω µF, US standard necessary to modify the external components as follows: CREV = 2.2 kΩ Rsense = 100 mΩ . Functional ...
Page 16
Application information 5 Application information 5.1 Layout recommendation A properly designed PCB layout is a basic issue to guarantee a correct behavior and good noise performances. Noise sources can be identified in not enough good grounds, not enough low impedance ...
Page 17
STLC3055N 5.2 External components list In order to properly define the external components value the following system parameters have to be defined: ● The AC input impedance shown by the SLIC at the line terminals "Zs" to which the return ...
Page 18
Application information Table 10. External components (continued) Name Function Positive supply filter capacitor CVpos with low impedance for switch mode power supply Battery supply filter capacitor CV with low impedance for switch mode power supply CVB High frequency noise filter ...
Page 19
STLC3055N Table 11. External components @gain set = 0 (continued) Name Function Line impedance balancing (1) ZB network CCOMP AC feedback loop compensation Trans-Hybrid Loss frequency CH compensation Pulse metering cancellation (2) RTTX resistor Pulse metering cancellation (2) CTTX capacitor ...
Page 20
Application information Table 12. External components @gain set = 1 (continued) Name Function Pulse metering shaping CS capacitor CFL Pulse metering filter capacitor 1. In case Zs=Zl, ZA and ZB can be replaced by two resistors of same value: RA=RB=|Zs|. ...
Page 21
STLC3055N Figure 9. Application diagram without metering pulse generation CCOMP ZAC CH VDD RDD DET CONTROL D0 INTERFACE SYSTEM GND SUGGESTED GROUND LAY-OUT CVCC RX TX RRX RX TX AGND BGND CVCC RS RS ZAC ZAC1 ZA ...
Page 22
Electrical characteristics 6 Electrical characteristics Table 13. Electrical characteristics Test conditions: V External components as listed in the "typical values" column of external components table. Note: Testing of all parameter is performed at 25 °C. Characterisation as well as design ...
Page 23
STLC3055N Table 13. Electrical characteristics (continued) Test conditions: V External components as listed in the "typical values" column of external components table. Note: Testing of all parameter is performed at 25 °C. Characterisation as well as design rules used allow ...
Page 24
Electrical characteristics Table 13. Electrical characteristics (continued) Test conditions: V External components as listed in the "typical values" column of external components table. Note: Testing of all parameter is performed at 25 °C. Characterisation as well as design rules used ...
Page 25
STLC3055N Table 13. Electrical characteristics (continued) Test conditions: V External components as listed in the "typical values" column of external components table. Note: Testing of all parameter is performed at 25 °C. Characterisation as well as design rules used allow ...
Page 26
Electrical characteristics 6.1 Test circuits Referring to the application diagram shown in components the typical values specified in the page 18, find below the proper configuration for each measurement. All measurements requiring DC current termination should be performed using "Wandel ...
Page 27
STLC3055N Figure 13. G42 receive gain G42 = 20Log|VI/Vrx| Vl Figure 14. PSRRC power supply rejection Vpos to 2W port PSSRC = 20Log|Vn/Vl| Vl Figure 15. L/T longitudinal to transversal conversion L/T = 20Log|Vcm/Vl| Vcm W&G GH1 100μF 100mA DC ...
Page 28
Electrical characteristics Figure 16. T/L transversal to longitudinal conversion T/L = 20Log|Vrx/Vcm| 600ohm Figure 17. VTTX metering pulse level on line Figure 18. V2Wp and W4Wp: idle channel psophometric noise at line and TX. V2Wp = 20Log|Vl/0.774l|; V4Wp = 20Log|Vtx/0.774l| ...
Page 29
STLC3055N 7 Overvoltage protection Figure 19. Simplified configuration for indoor overvoltage protection Figure 20. Standard overvoltage protection configuration for K20 compliance STPR120A BGND STLC3055N RP1 TIP RP1 RING VBAT STPR120A RP1 = 30ohm: RP2 =Fuse or PTC > 18ohm BGND ...
Page 30
Typical state diagram for STLC3055N operation 8 Typical state diagram for STLC3055N operation Figure 21. State diagram Tj>Tth PD=1, D0=D1=0 On Hook Condition Note: all state transitions are under the microprocessor control. 30/34 Normally used for On Hook Transmission PD=0, ...
Page 31
... STLC3055N 9 STLC3055Q vs STLC3055N compatibility. STLC3055N is pin to pin compatible with the old STLC3055Q but offer a better performance in term of power consumption and can be set in a new gain configuration in order to be compatible with the 3.3 V codec. 9.1 Typical power consumption comparison Table 14. Power consumption differences ...
Page 32
Package information 10 Package information In order to meet environmental requirements, ST offers these devices in different grades of ® ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ...
Page 33
STLC3055N 11 Revision history Table 17. Document revision history Date 11-Sep-2003 01-Oct-2004 15-Oct-2004 05-Nov-2004 15-Jan-2005 01-Jul-2005 21-Feb-2006 12-Feb-2009 Revision 4 First Issue Update Functional Description and Electrical Characteristics. 5 Aligned the graphic style to be compliant with the new “Corporate ...
Page 34
... Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice. All ST products are sold pursuant to ST’s terms and conditions of sale. ...