71V3558S133PF

Manufacturer Part Number71V3558S133PF
ManufacturerIDT, Integrated Device Technology Inc
71V3558S133PF datasheet
 


Specifications of 71V3558S133PF

Density4.5MbAccess Time (max)4.2ns
Sync/asyncSynchronousArchitectureSDR
Clock Freq (max)133MHzOperating Supply Voltage (typ)3.3V
Address Bus18bPackage TypeTQFP
Operating Temp Range0C to 70CNumber Of Ports1
Supply Current300mAOperating Supply Voltage (min)3.135V
Operating Supply Voltage (max)3.465VOperating Temperature ClassificationCommercial
MountingSurface MountPin Count100
Word Size18bNumber Of Words256K
Lead Free Status / Rohs StatusNot Compliant  
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
Page 12/26

Download datasheet (478Kb)Embed
PrevNext
IDT71V3556, IDT71V3558, 128K x 36, 256K x 18, 3.3V Synchronous SRAMS with
ZBT
Feature, 3.3V I/O, Burst Counter, and Pipelined Outputs
Cycle
Address
R/W
ADV/LD
n
A
H
L
0
n+1
X
X
H
n+2
X
X
H
n+3
X
X
H
n+4
X
X
H
n+5
A
H
L
1
n+6
X
X
H
n+7
X
X
H
n+8
A
H
L
2
NOTES:
1. H = High; L = Low; X = Don’t Care; Z = High Impedance..
2. CE = L is defined as CE
= L, CE
= L and CE
1
2
Cycle
Address
R/W
ADV/LD
n
A
L
L
0
n+1
X
X
X
n+2
X
X
X
NOTES:
1. H = High; L = Low; X = Don’t Care; Z = High Impedance.
2. CE = L is defined as CE
= L, CE
= L and CE
1
2
Cycle
Address
R/W
ADV/LD
n
A
L
L
0
n+1
X
X
H
n+2
X
X
H
n+3
X
X
H
n+4
X
X
H
n+5
A1
L
L
n+6
X
X
H
n+7
X
X
H
n+8
A
L
L
2
NOTES:
1. H = High; L = Low; X = Don’t Care; ? = Don’t Know; Z = High Impedance.
2. CE = L is defined as CE
= L, CE
= L and CE
1
2
CEN
BWx
OE
CE
(2)
L
L
X
X
X
L
X
X
X
L
X
L
X
L
X
L
X
L
X
L
L
L
X
L
X
L
X
L
X
L
X
L
L
L
X
L
= H. CE = H is defined as CE
= H, CE
= H or CE
2
1
2
CEN
BWx
OE
CE
(2)
L
L
L
X
X
L
X
X
X
L
X
X
= H. CE = H is defined as CE
= H, CE
= H or CE
2
1
2
CEN
BWx
OE
CE
(2)
L
L
L
X
X
L
L
X
X
L
L
X
X
L
L
X
X
L
L
X
L
L
L
X
X
L
L
X
X
L
L
X
L
L
L
X
= H. CE = H is defined as CE
= H, CE
= H or CE
2
1
2
6.42
12
Commercial and Industrial Temperature Ranges
I/O
Comments
X
Address and Control meet setup
X
Clock Setup Valid, Advance Counter
Q
Address A
Read Out, Inc. Count
0
0
Q
Address A
Read Out, Inc. Count
0+1
0+1
Q
Address A
Read Out, Inc. Count
0+2
0+2
Q
Address A
Read Out, Load A
0+3
0+3
1
Q
Address A
Read Out, Inc. Count
0
0
Q
Address A
Read Out, Inc. Count
1
1
Q
Address A
Read Out, Load A
1+1
1+1
2
= L.
2
I/O
Comments
X
Address and Control meet setup
X
Clock Setup Valid
D
Write to Address A
0
0
= L.
2
I/O
Comments
X
Address and Control meet setup
X
Clock Setup Valid, Inc. Count
D
Address A
Write, Inc. Count
0
0
D
Address A
Write, Inc. Count
0+1
0+1
D
Address A
Write, Inc. Count
0+2
0+2
D
Address A
Write, Load A
0+3
0+3
1
D
Address A
Write, Inc. Count
0
0
D
Address A
Write, Inc. Count
1
1
D
Address A
Write, Load A
1+1
1+1
2
= L.
2
5281 tbl 14
5281 tbl 15
5281 tbl 16