AT32UC3C2512C Automotive Atmel Corporation, AT32UC3C2512C Automotive Datasheet - Page 626

• Manufacturer Part Number: AT32UC3C2512C Automotive
• Manufacturer: Atmel Corporation

25.7.2
Name:
Access Type:
Offset:
Reset Value:
This register can only be written if the WPEN bit is cleared in the Write Protect Mode Register (if exists).
•
•
•
•
•
•
•
•
9166C–AVR-08/11
ONEBIT: Start Frame Delimiter Selector
MODSYNC: Manchester Synchronization Mode
MAN: Manchester Encoder/Decoder Enable
FILTER: Infrared Receive Line Filter
MAX_ITERATION
INVDATA: Inverted Data
VAR_SYNC: Variable Synchronization of Command/Data Sync Start Frame Delimiter
DSNACK: Disable Successive NACK
INVDATA
ONEBIT
31
23
15
7
0: Start Frame delimiter is COMMAND or DATA SYNC.
1: Start Frame delimiter is One Bit.
0:The Manchester Start bit is a 0 to 1 transition
1: The Manchester Start bit is a 1 to 0 transition.
0: Manchester Encoder/Decoder are disabled.
1: Manchester Encoder/Decoder are enabled.
0: The USART does not filter the receive line.
1: The USART filters the receive line using a three-sample filter (1/16-bit clock) (2 over 3 majority).
Defines the maximum number of iterations in mode ISO7816, protocol T= 0.
0: The data field transmitted on TXD line is the same as the one written in THR register or the content read in RHR is the same
1: The data field transmitted on TXD line is inverted (voltage polarity) compared to the value written in THR register or the
0: User defined configuration of command or data sync field depending on SYNC value.
1: The sync field is updated when a character is written into THR register.
0: NACK is sent on the ISO line as soon as a parity error occurs in the received character (unless INACK is set).
1: Successive parity errors are counted up to the value specified in the MAX_ITERATION field. These parity errors generate a
as RXD line. Normal mode of operation.
content read in RHR is inverted compared to RXD line (or ISO7816 IO line). Inverted Mode of operation, useful for contactless
card application. To be used with configuration bit MSBF.
NACK on the ISO line. As soon as this value is reached, no additional NACK is sent on the ISO line. The flag ITERATION is
asserted.
Mode Register
CHMODE
CHRL
VAR_SYNC
MODSYNC
30
22
14
MR
Read-write
0x4
-
6
DSNACK
MAN
29
21
13
5
NBSTOP
USCLKS
FILTER
INACK
28
20
12
4
OVER
27
19
11
–
3
CLKO
PAR
26
18
10
2
MODE
MAX_ITERATION
MODE9
25
17
9
1
AT32UC3C
SYNC/CPHA
MSBF/CPOL
24
16
8
0
626