AD9776A Analog Devices, AD9776A Datasheet - Page 6

no-image

AD9776A

Manufacturer Part Number
AD9776A
Description
Dual 12-Bit, 1 GSPS, Digital-to-Analog Converter
Manufacturer
Analog Devices
Datasheet

Specifications of AD9776A

Resolution (bits)
12bit
Dac Update Rate
1GSPS
Dac Settling Time
n/a
Max Pos Supply (v)
+3.47V
Single-supply
No
Dac Type
Current Out
Dac Input Format
Par

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9776ABSVZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD9776ABSVZRL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
AD9776A/AD9778A/AD9779A
DIGITAL SPECIFICATIONS
T
otherwise noted. LVDS driver and receiver are compliant to the IEEE-1596 reduced range link, unless otherwise noted.
Table 2.
Parameter
CMOS INPUT LOGIC LEVEL
CMOS OUTPUT LOGIC LEVEL (DATACLK, PIN 37)
LVDS RECEIVER INPUTS (SYNC_I+, SYNC_I−)
LVDS DRIVER OUTPUTS (SYNC_O+, SYNC_O−)
DAC CLOCK INPUT (REFCLK+, REFCLK−)
1
Specification is at a DATACLK frequency of 100 MHz into a 1 kΩ load, with maximum drive capability of 8 mA. At higher speeds or greater loads, best practice suggests
using an external buffer for this signal.
MIN
Input V
Input V
Maximum Input Data Rate at Interpolation
Output V
Output V
DATACLK Output Duty Cycle
Input Voltage Range, V
Input Differential Threshold, V
Input Differential Hysteresis, V
Receiver Differential Input Impedance, R
LVDS Input Rate
Setup Time, SYNC_I to REFCLK
Hold Time, SYNC_I to REFCLK
Output Voltage High, V
Output Voltage Low, V
Output Differential Voltage, |V
Output Offset Voltage, V
Output Impedance, R
Differential Peak-to-Peak Voltage
Common-Mode Voltage
Maximum Clock Rate
to T
MAX
IN
IN
Logic High
Logic Low
OUT
OUT
, AVDD33 = 3.3 V, DVDD33 = 3.3 V, DVDD18 = 1.8 V, CVDD18 = 1.8 V, I
Logic High
Logic Low
O
OA
IA
OA
OS
or V
or V
or V
IB
OB
OB
IDTH
IDTHH
OD
|
− V
IDTHL
IN
1
Conditions
DVDD18, CVDD18 = 1.8 V ± 5%
DVDD18, CVDD18 = 1.9 V ± 5%
DVDD18, CVDD18 = 2.0 V ± 2%
At 250 MHz, into 5 pF load
SYNC_I+ = V
Additional limits on f
Register 0x05, Bits[3:1], in Table 14
SYNC_O+ = V
Single-ended
DVDD18, CVDD18 = 1.8 V ± 5%, PLL off
DVDD18, CVDD18 = 1.9 V ± 5%, PLL off
DVDD18, CVDD18 = 2.0 V ± 2%, PLL off
DVDD18, CVDD18 = 2.0 V ± 2%, PLL on
Rev. B | Page 6 of 56
IA
OA
, SYNC_I− = V
, SYNC_O− = V
SYNC_I
apply; see description of
IB
OB
, 100 Ω termination
OUTFs
= 20 mA, maximum sample rate, unless
Min
2.0
300
250
200
112.5
125
137.5
2.4
40
825
−100
80
0.4
0.55
1025
150
1150
80
400
300
900
1000
1100
250
Typ
50
20
200
100
800
400
Max
0.8
0.4
1575
+100
120
250
1375
250
1250
120
2000
500
60
Unit
V
V
MSPS
MSPS
MSPS
MSPS
MSPS
MSPS
V
V
%
mV
mV
mV
Ω
MSPS
ns
ns
mV
mV
mV
mV
Ω
mV
mV
MHz
MHz
MHz
MHz

Related parts for AD9776A