P87LPC768 NXP Semiconductors, P87LPC768 Datasheet - Page 13

no-image

P87LPC768

Manufacturer Part Number
P87LPC768
Description
The P87LPC768 is a 20-pin single-chip microcontroller designed forlow pin count applications demanding high-integration, low costsolutions over a wide range of performance requirements
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
P87LPC768BD
Manufacturer:
MAXIM
Quantity:
310
Part Number:
P87LPC768BDЈ¬512
Manufacturer:
NXP
Quantity:
418
Part Number:
P87LPC768FD
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
P87LPC768FDЈ¬512
Manufacturer:
NXP
Quantity:
1 482
Part Number:
P87LPC768FN
Manufacturer:
TI
Quantity:
3 087
If the Power Down mode is entered while the A/D is running from the
Philips Semiconductors
Table 1. Example A/D Conversion Times
Note: Do not clock ADC from the RC oscillator when MCU clock is greater than 4 MHz.
The A/D in Power Down and Idle Modes
While using the CPU clock as the A/D clock source, the Idle mode
may be used to conserve power and/or to minimize system noise
during the conversion. CPU operation will resume and Idle mode
terminate automatically when a conversion is complete if the A/D
interrupt is active. In Idle mode, noise from the CPU itself is
eliminated, but noise from the oscillator and any other on-chip
peripherals that are running will remain.
The CPU may be put into Power Down mode when the A/D is
clocked by the on-chip RC oscillator (RCCLK=1). This mode gives
the best possible A/D accuracy by eliminating most on-chip noise
sources.
CPU clock (RCCLK=0), the A/D will abort operation and will not
wake up the CPU. The contents of DAC0 will be invalid when
operation does resume.
2002 Mar 12
Low power, low price, low pin count (20 pin) microcontroller
with 4 kB OTP 8-bit A/D, Pulse Width Modulator
CPU Clock Rate
CPU Clock Rate
11.0592 MHz
12 MHz
16 MHz
20 MHz
32 kHz
1 MHz
4 MHz
AD0 (P0.3)
AD1 (P0.4)
AD2 (P0.5)
AD3 (P0.6)
RCCLK = 0
RCCLK = 0
46.5 s
16.8 s
15.5 s
11.6 s
186 s
9.3 s
AADR1
NA
00
01
10
11
AADR0
Figure 3. A/D Converter Connections
ADCON
minimum
A/D Converter
563.4 s
32.4 s
18.9 s
16 s
11
When an A/D conversion is started, Power Down or Idle mode must
be activated within two machine cycles in order to have the most
accurate A/D result. These two machine cycles are counted at the
CPU clock rate. When using the A/D with either Power Down or Idle
mode, care must be taken to insure that the CPU is not restarted by
another interrupt until the A/D conversion is complete. The possible
causes of wakeup are different in Power Down and Idle modes.
A/D accuracy is also affected by noise generated elsewhere in the
application, power supply noise, and power supply regulation. Since
the P87LPC768 power pins are also used as the A/D reference and
supply, the power supply has a very direct affect on the accuracy of
A/D readings. Using the A/D without Power Down mode while the
clock is divided through the use of CLKR or DIVM has an adverse
effect on A/D accuracy.
(A/D result)
DAC0
RCCLK = 1
nominal
39.3 s
23.6 s
20.2 s
659 s
V
V
REF
REF
+ = V
- = V
SS
DD
P87LPC768
maximum
48.9 s
30.1 s
27.1 s
757 s
SU01356
Preliminary data

Related parts for P87LPC768