P87LPC768 NXP Semiconductors, P87LPC768 Datasheet - Page 52

no-image

P87LPC768

Manufacturer Part Number
P87LPC768
Description
The P87LPC768 is a 20-pin single-chip microcontroller designed forlow pin count applications demanding high-integration, low costsolutions over a wide range of performance requirements
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
P87LPC768BD
Manufacturer:
MAXIM
Quantity:
310
Part Number:
P87LPC768BDЈ¬512
Manufacturer:
NXP
Quantity:
418
Part Number:
P87LPC768FD
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
P87LPC768FDЈ¬512
Manufacturer:
NXP
Quantity:
1 482
Part Number:
P87LPC768FN
Manufacturer:
TI
Quantity:
3 087
Philips Semiconductors
2002 Mar 12
Low power, low price, low pin count (20 pin) microcontroller
with 4 kB OTP 8-bit A/D, Pulse Width Modulator
WDCON
BIT
WDCON.7, 6
WDCON.5
WDCON.4
WDCON.3
WDCON.2–0 WDS2–0
RC OSCILLATOR
Address: A7h
Not Bit Addressable
500 kHz
CLOCK OUT
WDCLK * WDTE
STATE CLOCK
ENABLE
SYMBOL
WDS2–0
WDRUN
WDOVF
WDCLK
0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1
7
FEED DETECT
WATCHDOG
BOF (PCON.5)
POF (PCON.4)
FUNCTION
Reserved for future use. Should not be set to 1 by user programs.
Watchdog timer overflow flag. Set when a watchdog reset or timer overflow occurs. Cleared when
the watchdog is fed.
Watchdog run control. The watchdog timer is started when WDRUN = 1 and stopped when
WDRUN = 0. This bit is forced to 1 (watchdog running) if the WDTE configuration bit = 1.
Watchdog clock select. The watchdog timer is clocked by CPU clock/6 when WDCLK = 1 and by
the watchdog RC oscillator when WDCLK = 0. This bit is forced to 0 (using the watchdog RC
oscillator) if the WDTE configuration bit = 1.
Watchdog rate select.
Timeout Clocks
Reset Value:
6
1,048,576
131,072
262,144
524,288
WDTE + WDRUN
Figure 37. Watchdog Timer Control Register (WDCON)
16,384
32,768
65,536
8,192
Figure 36. Block Diagram of the Watchdog Timer
WDOVF
5
10h for other rest sources if the watchdog is enabled via the WDTE configuration bit.
00h for other reset sources if the watchdog is disabled via the WDTE configuration bit.
30h for a watchdog reset.
WDRUN
Minimum Time
4
165 ms
330 ms
660 ms
1.3 sec
(WDCON.2–0)
10 ms
20 ms
41 ms
82 ms
WDS2–0
WDCLK
50
CLEAR
3
20-BIT COUNTER
WDS2
8 TO 1 MUX
2
8 MSBs
Nominal Time
1.05 sec
131 ms
262 ms
524 ms
2.1 sec
16 ms
32 ms
65 ms
WDS1
1
WDS0
0
S
R
WDTE (UCFG1.7)
Maximum Time
Q
1.44 sec
180 ms
360 ms
719 ms
2.9 sec
23 ms
45 ms
90 ms
P87LPC768
(WDCON.5)
WDOVF
WATCHDOG
WATCHDOG
INTERRUPT
RESET
SU01635
Preliminary data
SU01183

Related parts for P87LPC768