STM32F101C8

Manufacturer Part NumberSTM32F101C8
DescriptionMainstream Access line, ARM Cortex-M3 MCU with 64 Kbytes Flash, 36 MHz CPU
ManufacturerSTMicroelectronics
STM32F101C8 datasheet
 

Specifications of STM32F101C8

Peripherals Supportedtimers, ADC, SPIs, I2Cs and USARTsConversion Range0 to 3.6 V
Systick Timer24-bit downcounter  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
Page 81
82
Page 82
83
Page 83
84
Page 84
85
Page 85
86
Page 86
87
Page 87
Page 85/87

Download datasheet (2Mb)Embed
PrevNext
STM32F101x8, STM32F101xB
Table 54.
Document revision history (continued)
Date
Revision
21-Apr-2009
22-Sep-2009
I/O information clarified
on page
In
Table 4: Medium-density STM32F101xx pin
PB14, PB15, PB3/TRACESWO moved from Default column to Remap
column.
Note modified in
Table 12: Maximum current consumption in Run mode,
code with data processing running from Flash
11
current consumption in Sleep mode, code running from Flash or
Figure
16,
Figure 17
and
Table 19: High-speed external user clock characteristics
Low-speed external user clock characteristics
ACC
max values modified in
HSI
Small text changes.
Note 5
updated and
Note 4
STM32F101xx pin
definitions.
V
and T
added to
RERINT
Coeff
voltage. Typical I
DD_VBAT
current consumptions in Stop and Standby
current consumption on VBAT with RTC on versus temperature at
different VBAT values
added.
f
min modified in
Table 19: High-speed external user clock
HSE_ext
characteristics.
C
and C
replaced by C in
L1
L2
characteristics
and
Table 22: LSE oscillator characteristics (fLSE =
32.768
kHz), notes modified and moved below the tables.
12
Table 23: HSI oscillator characteristics
from
Table 25: Low-power mode wakeup
Figure 28: Recommended NRST pin protection
Note 1
modified below
Figure 21: Typical application with an 8 MHz
crystal.
Figure 28: Recommended NRST pin protection
IEC 1000 standard updated to IEC 61000 and SAE J1752/3 updated to
IEC 61967-2 in
Section 5.3.10: EMC characteristics on page
Jitter added to
Table 26: PLL
modified in
Table 42: ADC
Table 43: RAIN max for fADC = 14
Small text changes.
Doc ID 13586 Rev 14
Revision history
Changes
1.
Figure 8: Memory map
definitions: PB4, PB13,
and
Table 14: Maximum
Figure 18
show typical curves.
and
modified.
Table 23: HSI oscillator
characteristics.
added in
Table 4: Medium-density
Table 11: Embedded internal reference
value added in
Table 15: Typical and maximum
modes.
Figure 15: Typical
Table 21: HSE 4-16 MHz oscillator
modified. Conditions removed
timings.
modified.
modified.
characteristics. C
and R
ADC
AIN
characteristics. R
max values modified in
AIN
MHz.
modified.
RAM.
Table 20:
50.
parameters
85/87