TMPM382FSFG Toshiba, TMPM382FSFG Datasheet - Page 410

no-image

TMPM382FSFG

Manufacturer Part Number
TMPM382FSFG
Description
Manufacturer
Toshiba
Datasheet

Specifications of TMPM382FSFG

Product Summaries
Summary
Lead Free
Yes
Rohs Compatible Product(s)
Available
Rom (kbytes)
64K
Rom Type
Flash
Ram (kbytes)
8K
Number Of Pins
64
Package
QFP(14x14)
Vcc
5V
Cpu Mhz
40
Ssp (ch) Spi
1
I2c/sio (ch)
1
Uart/sio (ch)
3
Usb
-
Can
-
Ethernet
-
External Bus Interface
N
Cs/wait Controller (ch)
-
Dma Controller
2
10-bit Da Converter
-
10-bit Ad Converter
-
12-bit Ad Converter
10
16-bit Timer / Counter
6
Motor / Igbt Control
Y
Real Time Clock
1
Watchdog Timer
Y
Osc Freq Detect
Y
Clock Gear
Y
Low-power Hold Function
-
Remote Control Interface
Y
Hardware Cec Controller
-
Comparators
-
Low-voltage Detector
Y
Etm Hardware Trace
2-bit
Note1)
Note2)
(b) SPI
The SPI interface has 4 lines. SP0FSS is used for slave selection. One of the main features
of the SPI format is that the <SPO> and <SPH> bits in the SSP0CR0 control register can be
used to set the SP0CLK operation timing.
SSP0CR0<SPO>
SSP0CR0<SPH>
SPI frame format (single transfer, <SPO>=0 & <SPH>=0)
SP0FSS
SP0CLK
SP0DO
SP0DI
SSP0CR0<SPO> is used to set the level at which SP0CLK in idle state is held.
<SPO>=1: Sets SP0CLK in High state
<SPO>=0: Sets SP0CLK in Low state
SSP0CR0<SPH> is used to select the clock edge at which data is latched.
SSP0CR0<SPH>=0: Captures data at the 1st clock edge.
SSP0CR0<SPH>=1: Captures data at the 2nd clock edge.
When transmission is disable , SP0DO terminal doesn’t output and is high impedance status. This
terminal needs to add suitable pull-up/down resistance to valid the voltage level.
SP0DI terminal is always input and internal gate is open. In case of transmission signal will be high
impedance status, this terminal needs to add suitable pull-up/down resistance to valid the voltage level.
Hi-Z(Note1)
Hi-Z(Note2)
TMPM380/M382 - 9 / 28 -
MSB
MSB
LSB
LSB
Hi-Z(Note2)
Hi-Z(Note1)
TMPM380/M382

Related parts for TMPM382FSFG