MT8889

Manufacturer Part NumberMT8889
DescriptionIntegrated DTMF Transceiver with Adaptive Micro Interface
ManufacturerZarlink Semiconductor, Inc.
MT8889 datasheet
 


1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Page 1/31

Download datasheet (506Kb)Embed
Next
Features
Central office quality DTMF transmitter/
receiver
Low power consumption
High speed adaptive micro interface
Adjustable guard time
Automatic tone burst mode
Call progress tone detection to -30dBm
Applications
Credit card systems
Paging systems
Repeater systems/mobile radio
Interconnect dialers
Personal computers
Description
The MT8889C is a monolithic DTMF transceiver with
call progress filter.
It is fabricated in CMOS
technology offering low power consumption and high
reliability.
D/A
TONE
Converters
Tone Burst
Gating Cct.
IN+
+
Dial
Tone
-
High Group
IN-
Filter
GS
Low Group
OSC1
Oscillator
Circuit
OSC2
Bias
Circuit
V
V
V
DD
Ref
SS
DS5433
MT8889CE
MT8889CS
MT8889CN
The receiver section is based upon the industry
standard
transmitter
converter for low distortion, high accuracy DTMF
signalling. Internal counters provide a burst mode
such that tone bursts can be transmitted with precise
timing. A call progress filter can be selected allowing
a microprocessor to analyze call progress tones.
The MT8889C utilizes an adaptive micro interface,
which allows the device to be connected to a number
of popular microcontrollers with minimal external
logic.
Functional Description
The MT8889C Integrated DTMF Transceiver consists
of a high performance DTMF receiver with an
internal gain setting amplifier and a DTMF generator,
Row and
Transmit Data
Column
Register
Counters
Status
Register
Control
Logic
Control
Register
Digital
Filter
Algorithm
and Code
Control
Register
Converter
Filter
Control
Receive Data
Steering
Logic
Register
Logic
ESt
St/GT
Figure 1 - Functional Block Diagram
MT8889C
Integrated DTMF Transceiver
with Adaptive Micro Interface
ISSUE 7
Ordering Information
20 Pin Plastic DIP
20 Pin SOIC
24 Pin SSOP
-40 ° C to +85 ° C
MT8870
DTMF
receiver
while
utilizes
a
switched
capacitor
Data
Bus
Buffer
Interrupt
Logic
A
I/O
Control
B
March 2001
the
D/A
D0
D1
D2
D3
IRQ/CP
DS/RD
CS
R/W/WR
RS0
1

MT8889 Summary of contents

  • Page 1

    ... Credit card systems • Paging systems • Repeater systems/mobile radio • Interconnect dialers • Personal computers Description The MT8889C is a monolithic DTMF transceiver with call progress filter fabricated in CMOS technology offering low power consumption and high reliability. D/A ∑ TONE Converters Tone Burst Gating Cct ...

  • Page 2

    ... MT8889C 20 1 IN+ VDD 2 19 IN- St/ ESt 17 VRef VSS D2 15 OSC1 OSC2 D0 7 TONE 13 8 IRQ/CP 12 R/W/WR 9 DS/ RS0 10 20 PIN PLASTIC DIP/SOIC Pin Description Pin # Name IN+ Non-inverting op-amp input IN- Inverting op-amp input Gain Select . Gives access to output of front end differential amplifier for connection of feedback resistor ...

  • Page 3

    ... The adaptive micro interface allows microcontrollers, such as the 68HC11, 80C51 and TMS370C50, to access the MT8889C internal registers. Input Configuration The input arrangement of the MT8889C provides a differential-input operational amplifier as well as a bias source (V ), which is used to bias the inputs at Ref V /2 ...

  • Page 4

    ... V DD MT8889C V St/GT ESt Guard Time Adjustment The simple steering circuit shown in Figure 5 is adequate for most applications. Component values are chosen according to the following inequalities (see Figure 7): ...

  • Page 5

    ... Design information for guard time adjustment is shown in Figure 6. The receiver timing is shown in Figure 7 with a description of the events in Figure 9. Call Progress Filter A call progress mode, using the MT8889C, can be selected allowing the detection of various tones, which identify the progress of a telephone call on the network. ...

  • Page 6

    ... GUARD TIME, TONE ABSENT. GTA DTMF Generator The DTMF transmitter employed in the MT8889C is capable of generating all sixteen standard DTMF tone pairs with low distortion and high accuracy. All frequencies are derived from an external 3.579545 MHz crystal. The sinusoidal waveforms for the ...

  • Page 7

    ... Table 2. Actual Frequencies Versus Standard Distortion Calculations The MT8889C is capable of producing precise tone bursts with minimal error in frequency (see Table 2). The internal summing amplifier is followed by a first- order lowpass switched capacitor filter to minimize harmonic components and intermodulation products. The total harmonic distortion for a single tone can be ...

  • Page 8

    ... Figures 19 and 20 are the timing diagrams for the Intel 8031/8051 (12 MHz) and 8085 (5 MHz) micro- controllers with multiplexed address and data buses. MT8889C The MT8889C latches in the state the OSC1 OSC2 falling edge of CS. When RD is high, Intel processor operation is selected. ...

  • Page 9

    ... The IRQ/CP pin is an open drain output and requires an external pull-up resistor (see Figure 13). MC6800/6802 A0-A15 VMA D0-D3 RW Φ2 (a) MC6809 A0-A15 Q E D0-D3 R/W Figure 12 a) & MT8889 Interface Connections for Various Intel and Motorola Micros Motorola RS0 R Table 3. Internal Register Functions b3 RSEL b3 ...

  • Page 10

    ... MT8889C BIT NAME b0 TOUT Tone Output Control. A logic high enables the tone output; a logic low turns the tone output off. This bit controls all transmit tone functions. b1 CP/DTMF Call Progress or DTMF Mode Select. A logic high enables the receive call progress mode; ...

  • Page 11

    ... L RS0 CS * Microprocessor based systems can inject undesirable noise into the supply rails. The performance of the MT8889C can be optimized by keeping noise on the supply rails to a minimum. The decoupling capacitor (C3) should be connected close to the device and ground loops should be avoided. MT8889C STATUS FLAG CLEARED Interrupt is inactive ...

  • Page 12

    ... MT8889C MMD6150 (or equivalent) TEST POINT 130 pF 24 kΩ Test load for D0-D3 pins A software reset must be included at the beginning of all programs to initialize the control registers after power up. The initialization procedure should be implemented 100ms after power up. Description: 1) Read Status Register 2) Write to Control Register ...

  • Page 13

    ... OHO 2.4 2.5 Ref -1.4 -6 2.0 4 -0.5 -3 MT8889C Min Max 6 V -0 -65 +150 1000 Max Units Test Conditions 5.25 V °C +85 MHz Units Test Conditions Note 9* 1.5 V Note load ...

  • Page 14

    ... Allowable capacitive load (GS) 10 Allowable resistive load (GS) 11 Common mode range Figures are for design aid only: not guaranteed and not subject to production testing. Characteristics are over recommended operating conditions unless otherwise stated. MT8889C AC Electrical Characteristics Characteristics Valid input signal levels R 1 ...

  • Page 15

    ... LOUT THD -35 ±0 3.5759 3.5795 3.5831 C t CLRF MT8889C ), unless otherwise stated. SS Max Units Conditions 500 Hz @ -25 dBm, Note -25 dBm Hz @ -25 dBm dBm ‡ Max Units Conditions unless otherwise stated. ...

  • Page 16

    ... MT8889C AC Electrical Characteristics Characteristics 1 DS/RD/WR clock frequency 2 DS/RD/WR cycle period 3 DS/RD/WR low pulse width 4 DS/RD/WR high pulse width 5 DS/RD/WR rise and fall time 6 R/W setup time 7 R/W hold time 8 Address setup time (RS0) 9 Address hold time (RS0) 10 Data hold time (read) 11 DS/RD to valid data delay (read) 12 Data setup time (write) ...

  • Page 17

    ... RWS 16 bytes of Addr t CSS CSS is from DS rising edge to CS rising edge t RWS t DDR t AS Addr Addr High Byte of Addr t CSS MT8889C t RWH t DDR t DHR ➀ DSW DHW ➀ t CSH t AH ➀ t CSH t RWH t DHR Data Data t ...

  • Page 18

    ... MT8889C ALE P0* (RS0, A0-A7 D0-D3 (Addr ALE.Addr * microprocessor pins Figure 19 - 8031/8051/8085 Read Timing Diagram ALE P0* (RS0, D0-D3 (Addr ALE.Addr * microprocessor pins Figure 20 - 8031/8051/8085 Write Timing Diagram 18 t CSS t t DDR AH A8-A15 Address t CSH t CSS t DSW t AH Data A0-A7 A8-A15 Address t CSH ...

  • Page 19

    Package Outlines Notes Not to scale 2) Dimensions in inches 3) (Dimensions in millimeters) Plastic Dual-In-Line Packages (PDIP Suffix 8-Pin DIM Plastic Min Max A 0.210 (5.33) A 0.115 (2.92) ...

  • Page 20

    Notes Not to scale 2) Dimensions in inches 3) (Dimensions in millimeters) Plastic Dual-In-Line Packages (PDIP Suffix 22-Pin DIM Plastic Min Max A 0.210 (5.33) A 0.125 (3.18) 0.195 ...

  • Page 21

    16-Pin DIM Min Max Min A 0.093 0.104 0.093 (2.35) (2.65) (2.35) A 0.004 0.012 0.004 1 (0.10) (0.30) (0.10) B 0.013 0.020 0.013 (0.33) (0.51) (0.33) C 0.009 0.013 0.009 (0.231) (0.318) (0.231) D 0.398 0.413 ...

  • Page 22

    Small Shrink Outline Package (SSOP Suffix Pin Notes: 1) Not to scale 2) Dimensions in inches 3) (Dimensions in millimeters) 4) Ref. JEDEC Standard M0-150/M0118 for 48 Pin 5) A ...

  • Page 23

    Package Outlines Notes Not to scale 2) Dimensions in inches 3) (Dimensions in millimeters) Plastic Dual-In-Line Packages (PDIP Suffix 8-Pin DIM Plastic Min Max A 0.210 (5.33) A 0.115 (2.92) ...

  • Page 24

    Notes Not to scale 2) Dimensions in inches 3) (Dimensions in millimeters) Plastic Dual-In-Line Packages (PDIP Suffix 22-Pin DIM Plastic Min Max A 0.210 (5.33) A 0.125 (3.18) 0.195 ...

  • Page 25

    16-Pin DIM Min Max Min A 0.093 0.104 0.093 (2.35) (2.65) (2.35) A 0.004 0.012 0.004 1 (0.10) (0.30) (0.10) B 0.013 0.020 0.013 (0.33) (0.51) (0.33) C 0.009 0.013 0.009 (0.231) (0.318) (0.231) D 0.398 0.413 ...

  • Page 26

    Small Shrink Outline Package (SSOP Suffix Pin Notes: 1) Not to scale 2) Dimensions in inches 3) (Dimensions in millimeters) 4) Ref. JEDEC Standard M0-150/M0118 for 48 Pin 5) A ...

  • Page 27

    Package Outlines Notes Not to scale 2) Dimensions in inches 3) (Dimensions in millimeters) Plastic Dual-In-Line Packages (PDIP Suffix 8-Pin DIM Plastic Min Max A 0.210 (5.33) A 0.115 (2.92) ...

  • Page 28

    Notes Not to scale 2) Dimensions in inches 3) (Dimensions in millimeters) Plastic Dual-In-Line Packages (PDIP Suffix 22-Pin DIM Plastic Min Max A 0.210 (5.33) A 0.125 (3.18) 0.195 ...

  • Page 29

    16-Pin DIM Min Max Min A 0.093 0.104 0.093 (2.35) (2.65) (2.35) A 0.004 0.012 0.004 1 (0.10) (0.30) (0.10) B 0.013 0.020 0.013 (0.33) (0.51) (0.33) C 0.009 0.013 0.009 (0.231) (0.318) (0.231) D 0.398 0.413 ...

  • Page 30

    Small Shrink Outline Package (SSOP Suffix Pin Notes: 1) Not to scale 2) Dimensions in inches 3) (Dimensions in millimeters) 4) Ref. JEDEC Standard M0-150/M0118 for 48 Pin 5) A ...

  • Page 31

    North America - West Coast Tel: (858) 675-3400 Fax: (858) 675-3450 Tel: +65 333 6193 Fax: +65 333 6192 Information relating to products and services furnished herein by Zarlink Semiconductor Inc. trading as Zarlink Semiconductor or its subsidiaries (collectively “Zarlink”) ...