z16f2811 ZiLOG Semiconductor, z16f2811 Datasheet - Page 243

no-image

z16f2811

Manufacturer Part Number
z16f2811
Description
High Performance Microcontrollers
Manufacturer
ZiLOG Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
z16f2811AL20AG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811AL20EG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811AL20SG
Manufacturer:
VISHAY
Quantity:
9 487
Part Number:
z16f2811AL20SG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811AL20SG
Manufacturer:
ZILOG
Quantity:
20 000
Part Number:
z16f2811FI20AG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811FI20EG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811FI20SG
Manufacturer:
Zilog
Quantity:
155
Table 114. I
PS022006-0207
RESET
FIELD
ADDR
BITS
R/W
2
C State Register (I2CSTATE) - Description when DIAG = 1
R
7
0
the byte just transmitted. This bit is monitored if it is appropriate for software to verify the
ACK
must not be written when
clears when transmission of the next byte begins or the transaction is ended by a STOP or
RESTART condition.
ACK—Acknowledge
This bit indicates the status of the Acknowledge for the last byte transmitted or received.
This bit is set for an Acknowledge and cleared for a Not Acknowledge condition.
AS—Address state
This bit is active High while the address is being transferred on the I
DS—Data state
This bit is active high while the data is being transferred on the I
10B—This bit indicates whether a 10 or 7-bit address is being transmitted when operating
as a Master. After the
11110B
RSTR—RESTART
This bit is updated each time a STOP or RESTART interrupt occurs (
I2CISTAT register).
0 = Stop condition
1 = Restart condition
SCLOUT—Serial Clock Output
Current value of Serial Clock being output onto the bus. The actual values of the SCL and
SDA signals on the I
BUSY—I
0 = No activity on the I
1 = A transaction is underway on the I
I2CSTATE_H—I
This field defines the current state of the I
the internal state machine.
value before writing the next byte to be sent. To operate in this mode, the data register
, this bit is set. When set, it is reset once the address has been sent.
2
C bus busy
R
6
I2CSTATE_H
0
2
C State
2
C bus is observed via the GPIO Input register.
START
R
2
5
0
C Bus.
TDRE
P R E L I M I N A R Y
Table 115
bit is set, if the five most-significant bits of the address are
asserts; instead, software waits for
R
4
0
FF-E245H
on page 230 defines the states for this field.
2
C bus.
2
C Controller. It is the most significant nibble of
R
3
0
R
2
0
I2CSTATE_L
I2C Master/Slave Controller
Product Specification
2
C bus.
ZNEO
ACKV
2
SPRS
C bus.
R
1
0
to assert. This bit
bit set in
Z16F Series
R
0
0
229

Related parts for z16f2811