w83194br-39b Winbond Electronics Corp America, w83194br-39b Datasheet - Page 6

• Manufacturer Part Number: w83194br-39b
• Description: Step-less 3-dimm Clock
• Manufacturer: Winbond Electronics Corp America

6.0 MODE PIN -POWER MANAGEMENT INPUT CONTROL
7.0 FUNCTION DESCRIPTION
7.1 2-WIRE I
The clock generator is a slave I
for verification. All proceeding bytes must be sent to change one of the control bytes. The 2-wire
control interface allows each clock output individually enabled or disabled.
W83194BR-39Binitializes with default register settings. Use of the 2-wire control interface is then
optional.
The SDATA signal only changes when the SDCLK signal is low, and is stable when SDCLK is high
during normal data transfer. There are only two exceptions. One is a high-to-low transition on
SDATA while SDCLK is high used to indicate the beginning of a data transfer cycle. The other is a
low-to-high transition on SDATA while SDCLK is high used to indicate the end of a data transfer
cycle. Data is always sent as complete 8-bit bytes followed by an acknowledge generated.
Byte writing starts with a “ start” condition followed by 7-bit slave address and a write command bit
[1101 0010], command code checking [0000 0000], and byte count checking. After successful
reception of each byte, an “ acknowledge“ (low) on the SDATA wire will be generated by the clock
chip. Controller can start to write to internal I
order is as follows:
Bytes sequence order for I
Set R/W to 1 when ?ead back” , the data sequence is as follows :
Clock Address
A(6:0) & R/W
Clock Address
A(6:0) & R/W
MODE0, Pin7 (Latched Input)
2
C CONTROL INTERFACE
Ack
Ack
0
1
2
C controller :
8 bits dummy
Command code
Byte 0
2
C component which can be read back the data stored in the latches
Ack
Ack
- 6 -
REF0 (Output)
2
C registers after the string of data. The sequence
PD# (Input)
PIN 2
8 bits dummy
Byte count
Byte 1
Publication Release Date: June 2000
Ack
Ack
W83194BR-39B
Byte0,1,2...
until Stop
Byte2, 3, 4...
until Stop
PRELIMINARY
On power up, the
Revision 0.46