xc5210 Xilinx Corp., xc5210 Datasheet - Page 7

• Manufacturer Part Number: xc5210
• Description: Logic Cell Array Family , Inc
• Manufacturer: Xilinx Corp.

Table 3.
• The TLM process allows significant improvements in the
• Each XC5200 3-state buffer (TBUF) can drive up to two
• There is a special racetrack, the VersaRing, between
• There are no internal pull-ups for XC5200 Longlines.
Figure 1.
routing structure. Each XC5200 VersaBlock element
has complete intra-CLB routing, the LIM, and offers four
direct routing connections to each of the four
neighboring CLBs (North, South, East, and West). Any
function generator or flip-flop thus has unrestricted
connectivity to 19 other function generators or flip-
flops: three in its own CLB, and 16 in the adjacent
CLBs. These direct connects do not compete with the
general routing resources (see Table 3).
horizontal Longlines; each XC4000 TBUF accesses
only one horizontal Longline.
the outer edge of the core CLB array and the ring of
IOBs, providing significant help in overcoming the
problems caused by early locking of I/O pins.
Resource
Single-length Lines
Double-length Lines
Longlines
Direct Connects
VersaRing
Input/Output Blocks (IOBs)
Routing Resource Comparison
XC5200 Architectural Overview
GRM
GRM
GRM
Versa-
Versa-
Versa-
Block
Block
Block
GRM
GRM
GRM
VersaRing
VersaRing
Versa-
Versa-
Versa-
Block
Block
Block
XC5200
yes
10
GRM
GRM
GRM
4
8
8
Versa-
Versa-
Versa-
Block
Block
Block
XC4000
X4955
no
8
4
6
0
3
Architectural Overview
Figure 1 presents a simplified, conceptual overview of the
XC5200 architecture. Similar to conventional FPGAs, the
XC5200
programmable
interconnect. Unlike other FPGAs, however, the logic and
local routing resources of the XC5200 family are
combined in flexible VersaBlocks. General-purpose
routing connects to the VersaBlock through the General
Routing Matrix (GRM).
VersaBlock: Abundant Local Routing Plus Versatile
Logic
The basic logic element in each VersaBlock structure is
the Logic Cell, shown in Figure 2. Each LC contains a 4-
input function generator (F), a storage device (FD), and
control logic. There are five independent inputs and three
outputs to each LC. The independence of the inputs and
outputs allows the software to maximize the resource
utilization within each LC. Each Logic Cell also contains a
direct feedthrough path that does not sacrifice the use of
either the function generator or the register; this feature is
a first for FPGAs. The storage device is configurable as
either a D flip-flop or a latch. The control logic consists of
carry logic for fast implementation of arithmetic functions,
which can also be configured as a cascade chain allowing
decode of very wide input functions.
The XC5200 CLB consists of four LCs, as shown in
Figure 3. Each CLB has 20 independent inputs and 12
independent outputs. The top and bottom pairs of LCs can
be configured to implement 5-input functions. The
challenge of FPGA implementation software has always
been to maximize the usage of logic resources. The
XC5200 family addresses this issue by surrounding each
CLB with two types of local interconnect — the LIM and
direct connects. These two interconnect resources,
combined with the CLB, form the VersaBlock, represented
in Figure 4.
Figure 2.
DI
F4
F3
F2
F1
F
family
XC5200 Logic Cell (Four LCs per CLB)
logic
CO
CI
consists
blocks,
of
CE CK
programmable
and
CLR
programmable
D
FD
DO
IOBs,
X4956
Q
X
R