mc68hc705j1avs Freescale Semiconductor, Inc, mc68hc705j1avs Datasheet - Page 82

no-image

mc68hc705j1avs

Manufacturer Part Number
mc68hc705j1avs
Description
M68hc05 Microcontrollers Microcontroller
Manufacturer
Freescale Semiconductor, Inc
Datasheet
Low-Power Modes
5.4.2 CPU
5.4.3 COP Watchdog
Technical Data
NOTE:
NOTE:
The STOP instruction:
The WAIT instruction:
The STOP instruction:
To prevent the STOP instruction from disabling the COP watchdog,
program the stop-to-wait conversion bit (SWAIT) in the mask option
register to logic 1.
Immediately after exiting stop mode by external interrupt, service the
COP to ensure a full COP timeout period.
After exiting stop mode, the CPU clock begins running after the
oscillator stabilization delay.
After exit from stop mode by external interrupt, the I bit remains clear.
After exit from stop mode by reset, the I bit is set.
After exit from wait mode by interrupt, the I bit remains clear.
After exit from wait mode by reset, the I bit is set.
After exit from stop mode by external interrupt, the COP watchdog
counter immediately begins counting from $0000 and continues
counting throughout the oscillator stabilization delay.
Freescale Semiconductor, Inc.
For More Information On This Product,
Clears the interrupt mask (I bit) in the condition code register,
enabling external interrupts
Disables the CPU clock
Clears the interrupt mask (I bit) in the condition code register,
enabling interrupts
Disables the CPU clock
Clears the COP watchdog counter
Disables the COP watchdog clock
Go to: www.freescale.com
Low-Power Modes
MC68HC705J1A — Rev. 4.0

Related parts for mc68hc705j1avs