ak4370 AKM Semiconductor, Inc., ak4370 Datasheet - Page 35

• Manufacturer Part Number: ak4370
• Description: 24-bit 2ch Dac With Hp-amp & Output Mixer
• Manufacturer: AKM Semiconductor, Inc.

ASAHI KASEI
(2) I
The AK4370 supports fast-mode I
(2)-1. WRITE Operations
Figure 29 shows the data transfer sequence for the I
HIGH to LOW transition on the SDA line while SCL is HIGH indicates a START condition (Figure 35). After the
START condition, a slave address is sent. This address is 7 bits long followed by the eighth bit that is a data direction bit
(R/W). The most significant six bits of the slave address are fixed as “001000”. The next bit is CAD0 (device address bit).
This bit identifies the specific device on the bus. The hard-wired input pin (CAD0 pin) sets this device address bit (Figure
30). If the slave address matches that of the AK4370, the AK4370 generates an acknowledgement and the operation is
executed. The master must generate the acknowledge-related clock pulse and release the SDA line (HIGH) during the
acknowledge clock pulse (Figure 36). A R/W bit value of “1” indicates that the read operation is to be executed. A “0”
indicates that the write operation is to be executed.
The second byte consists of the control register address of the AK4370. The format is MSB first, and those most
significant 3-bits are fixed to zeros (Figure 31). The data after the second byte contains control data. The format is MSB
first, 8bits (Figure 32). The AK4370 generates an acknowledgement after each byte has been received. A data transfer is
always terminated by a STOP condition generated by the master. A LOW to HIGH transition on the SDA line while SCL
is HIGH defines a STOP condition (Figure 35).
The AK4370 can perform more than one byte write operation per sequence. After receiving the third byte the AK4370
generates an acknowledgement and awaits the next data. The master can transmit more than one byte instead of
terminating the write cycle after the first data byte is transferred. After receiving each data packet the internal 5-bit
address counter is incremented by one, and the next data is automatically taken into the next address. If the address
exceeds 13H prior to generating the stop condition, the address counter will “roll over” to 00H and the previous data will
be overwritten.
The data on the SDA line must remain stable during the HIGH period of the clock. The HIGH or LOW state of the data
line can only change when the clock signal on the SCL line is LOW(Figure 37) except for the START and STOP
conditions.
MS0595-E-00
2
C-bus Control Mode (I2C pin = “H”)
SDA
S
T
A
R
T
S
Slave
Address
D7
0
0
R/W="0"
Figure 29. Data Transfer Sequence at the I
A
C
K
2
D6
C-bus (max: 400kHz, Version 1.0).
0
0
Figure 32. Byte Structure after the second byte
Sub
Address(n)
(Those CAD0 should match with CAD0 pin)
D5
1
0
Figure 31. The Second Byte
Figure 30. The First Byte
C
A
K
2
C-bus mode. All commands are preceded by a START condition. A
Data(n)
A4
D4
0
- 35 -
A
C
K
A3
D3
0
Data(n+1)
2
A2
D2
C-Bus Mode
0
C
A
K
CAD0
A1
D1
A
C
K
Data(n+x)
R/W
A0
D0
C
A
K
S
T
O
P
P
[AK4370]
2007/03