MSC8101UG/D FREESCALE [Freescale Semiconductor, Inc], MSC8101UG/D Datasheet - Page 26

• Manufacturer Part Number: MSC8101UG/D
• Description: Network Digital Signal Processor
• Manufacturer: FREESCALE [Freescale Semiconductor, Inc]

Signals/Connections
1-22
Purpose I/O
General-
PB28
PB27
PB26
PB25
PB24
FCC2: RTS
HDLC serial , HDLC nibble , and
transparent
FCC2: RX_ER
MII
SCC2: RTS, TENA
SI2 TDMB2: L1TSYNC
TDM serial
FCC2: COL
MII
SI2 TDMC2: L1TXD
TDM serial
FCC2: CRS
MII
SI2 TDMC2: L1RXD
TDM serial
FCC2: TXD3
MII and HDLC nibble
SI1 TDMA1: L1TXD3
TDM nibble
SI2 TDMC2: L1TSYNC
TDM serial
FCC2: TXD2
MII and HDLC nibble
SI1 TDMA1: L1RXD3
nibble
SI2 TDMC2: L1RSYNC
serial
Peripheral Controller:
Name
Dedicated I/O
Protocol
MSC8103 Network Digital Signal Processor, Rev. 11
Table 1-8.
Dedicated
Direction
I/O Data
Output
Output
Output
Output
Output
Output
Input
Input
Input
Input
Input
Input
Input
Input
Port B Signals (Continued)
FCC2: Request to Send
One of the standard modem interface signals supported by FCC2 (RTS,
CTS, and CD). RTS is asynchronous with the data. RTS is typically used
in conjunction with CD. The MSC8103 FCC2 transmitter requests the
receiver to send data by asserting RTS low. The request is accepted
when CTS is returned low.
FCC2: Media Independent Interface Receive Error
Asserted by an external fast Ethernet PHY to indicate a receive error,
which often indicates bad wiring.
SCC2: Request to Send, Transmit Enable
Typically used in conjunction with CD supported by SCC2. The
MSC8103 SCC2 transmitter requests the receiver to send data by
asserting RTS low. The request is accepted when CTS is returned low.
TENA is the signal used in Ethernet mode.
Time-Division Multiplexing B2: Layer 1 Transmit Synchronization
The synchronizing signal for the transmit channel. See the serial
interface with time-slot assigner chapter in the MSC8103 Reference
Manual .
FCC2: Media Independent Interface Collision Detect
Asserted by an external fast Ethernet PHY when a collision is detected.
Time-Division Multiplexing C2: Layer 1 Transmit Data
TDMC2 transmits serial data out of L1TXD.
FCC2: Media Independent Interface Carrier Sense Input
Asserted by an external fast Ethernet PHY to indicate activity on the
cable.
Time-Division Multiplexing C2: Layer 1 Receive Data
TDMC2 receives serial data from L1RXD.
FCC2: MII and HDLC Nibble Transmit Data Bit 3
TXD3 is bit 3 and the most significant bit of the transmit data nibble.
Time-Division Multiplexing A1: Nibble Layer 1 Transmit Data Bit 3
L1TXD3 is bit 3 and the most significant bit of the transmit data nibble.
Time-Division Multiplexing C2: Layer 1 Transmit Synchronization
The synchronizing signal for the transmit channel. See the Serial
Interface with Time-Slot Assigner chapter in the MSC8103 Reference
Manual .
FCC2: MII and HDLC Nibble: Transmit Data Bit 2
TXD2 is bit 2 of the transmit data nibble.
Time-Division Multiplexing A1: Nibble Layer 1 Receive Data Bit 3
L1RXD3 is bit 3 and the most significant bit of the receive data nibble.
Time-Division Multiplexing C2: Layer 1 Receive Synchronization
The synchronizing signal for the receive channel.
Description
Freescale Semiconductor