M41T93_11 STMICROELECTRONICS [STMicroelectronics], M41T93_11 Datasheet - Page 30

• Manufacturer Part Number: M41T93_11
• Description: Serial SPI bus real-time clock with battery switchover
• Manufacturer: STMICROELECTRONICS [STMicroelectronics]

Clock operation
3.7
3.8
Note:
30/51
Watchdog timer
The watchdog timer can be used to detect an out-of-control microprocessor. The user
programs the watchdog timer by setting the desired amount of time-out into the watchdog
register, address 09h. Bits BMB4-BMB0 store a binary multiplier and the two lower order bits
RB1-RB0 select the resolution, where 00 = 1/16 second, 01 = 1/4 second, 10 = 1 second,
and 11 = 4 seconds. The amount of time-out is then determined to be the multiplication of
the five-bit multiplier value with the resolution. (For example: writing 00001110 in the
watchdog register = 3*1, or 3 seconds). If the processor does not reset the timer within the
specified period, the M41T93 sets the WDF (watchdog flag) and generates a watchdog
interrupt.
The watchdog timer can be reset by having the microprocessor perform a WRITE of the
watchdog register. The time-out period then starts over.
Should the watchdog timer time-out, a value of 00h needs to be written to the watchdog
register in order to clear the IRQ/FT/OUT pin. This will also disable the watchdog function
until it is again programmed correctly. A READ of the flags register will reset the watchdog
flag (bit D7; register 0Fh).
The watchdog function is automatically disabled upon power-up and the watchdog register
is cleared. If the watchdog function is set, the frequency test function is activated, and the
SQWE bit is '0,' the watchdog function prevails and the frequency test function is denied.
8-bit (countdown) timer
The timer value register is an 8-bit binary countdown timer. It is enabled and disabled via the
timer control register (11h) TE bit. Other timer properties such as the source clock, or
interrupt generation are also selected in the timer control register (see
accurate read back of the countdown value, the serial clock (SCL) must be operating at a
frequency of at least twice the selected timer clock.
The timer control register selects one of four source clock frequencies for the timer (4096,
64, 1, or 1/60 Hz), and enables/disables the timer. The timer counts down from a software-
loaded 8-bit binary value. At the end of every countdown, the timer sets the timer flag (TF)
bit. The TF bit can only be cleared by software. When asserted, the timer flag (TF) can also
be used to generate an interrupt (IRQ/FT/OUT) on the M41T93. The interrupt may be
generated as a pulsed signal every countdown period or as a permanently active signal
which follows the condition of TF. The timer interrupt/timer pulse (TI/TP) bit is used to control
this mode selection. When reading the timer, the current countdown value is returned.
Table 7.
Bit positions labeled with ‘0’ should always be written with logic '0.'
Addr
0Fh
10h
11h
WDF
D7
TE
Timer control register map
TI/TP
AF1
D6
AF2
TIE
D5
Timer countdown value
Doc ID 12615 Rev 6
D4
BL
0
D3
TF
0
OF
D2
0
TD1
D1
0
TD0
D0
0
Table
Timer control
Timer value
7). For
Function
Flags
M41T93