AD9287BCPZRL-100 AD [Analog Devices], AD9287BCPZRL-100 Datasheet - Page 29

no-image

AD9287BCPZRL-100

Manufacturer Part Number
AD9287BCPZRL-100
Description
Quad, 8-Bit, 100 MSPS Serial LVDS 1.8 V A/D Converter
Manufacturer
AD [Analog Devices]
Datasheet
SCLK
Table 14. Serial Timing Definitions
Parameter
t
t
t
t
t
t
t
SDIO
DS
DH
CLK
S
H
HI
LO
CSB
DON’T CARE
DON’T CARE
t
S
R/W
Timing (minimum, ns)
5
2
40
5
2
16
16
t
DS
W1
W0
t
DH
A12
A11
t
HI
Description
Set-up time between the data and the rising edge of SCLK
Hold time between the data and the rising edge of SCLK
Period of the clock
Set-up time between CSB and SCLK
Hold time between CSB and SCLK
Minimum period that SCLK should be in a logic high state
Minimum period that SCLK should be in a logic low state
A10
t
Figure 59. Serial Timing Details
LO
A9
Rev. 0 | Page 29 of 52
t
CLK
A8
A7
D5
D4
D3
D2
D1
D0
t
H
DON’T CARE
AD9287
DON’T CARE

Related parts for AD9287BCPZRL-100