PCA9505 NXP [NXP Semiconductors], PCA9505 Datasheet - Page 21

no-image

PCA9505

Manufacturer Part Number
PCA9505
Description
40-bit I2C-bus I/O port with RESET, OE and INT
Manufacturer
NXP [NXP Semiconductors]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PCA9505DGG
Manufacturer:
NXP
Quantity:
4 011
Part Number:
PCA9505DGG
Manufacturer:
NXP/恩智浦
Quantity:
20 000
NXP Semiconductors
12. Dynamic characteristics
Table 11.
[1]
[2]
[3]
[4]
PCA9505_9506_3
Product data sheet
Symbol
f
t
t
t
t
t
t
t
t
t
t
t
t
t
Port timing
t
t
t
t
t
Interrupt timing
t
t
Reset
t
t
t
SCL
BUF
HD;STA
SU;STA
SU;STO
HD;DAT
VD;ACK
VD;DAT
SU;DAT
LOW
HIGH
f
r
SP
en
dis
v(Q)
su(D)
h(D)
v(INT_N)
rst(INT_N)
w(rst)
rec(rst)
rst
Minimum SCL clock frequency is limited by the bus time-out feature, which resets the serial bus interface if either SDA or SCL is held
LOW for a minimum of 25 ms. Disable bus time-out feature for DC operation.
t
t
A master device must internally provide a hold time of at least 300 ns for the SDA signal (refer to the V
bridge the undefined region SCL’s falling edge.
VD;ACK
VD;DAT
= minimum time for SDA data out to be valid following SCL LOW.
= time for Acknowledgement signal from SCL LOW to SDA (out) LOW.
Parameter
SCL clock frequency
bus free time between a STOP and
START condition
hold time (repeated) START
condition
set-up time for a repeated START
condition
set-up time for STOP condition
data hold time
data valid acknowledge time
data valid time
data set-up time
LOW period of the SCL clock
HIGH period of the SCL clock
fall time of both SDA and SCL
signals
rise time of both SDA and SCL
signals
pulse width of spikes that must be
suppressed by the input filter
enable time
disable time
data output valid time
data input set-up time
data input hold time
valid time on pin INT_N
reset time on pin INT_N
reset pulse width
reset recovery time
reset time
Dynamic characteristics
[3]
[2]
Conditions
output
output
Rev. 03 — 6 June 2007
[4][5]
[4][5]
[1]
[7]
40-bit I
Standard mode
Min
250
100
100
4.7
4.0
4.7
4.0
0.1
0.1
4.7
4.0
0.5
0
0
4
0
-
-
-
-
-
-
-
-
I
2
2
C-bus
C-bus I/O port with RESET, OE and INT
1000
Max
3.45
3.45
100
300
250
50
80
40
4
4
-
-
-
-
-
-
-
-
-
-
-
-
-
20 + 0.1C
20 + 0.1C
Fast mode I
IL
PCA9505/06
Min
100
100
100
1.3
0.6
0.6
0.6
0.1
0.1
1.3
0.6
0.5
of the SCL signal) in order to
0
0
4
0
-
-
-
-
-
-
b
b
[6]
[6]
© NXP B.V. 2007. All rights reserved.
2
C-bus
Max
400
300
300
250
0.9
0.9
50
80
40
4
4
-
-
-
-
-
-
-
-
-
-
-
-
-
21 of 31
Unit
kHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
s
s
s
s
s
s
s
s
s
s
s

Related parts for PCA9505