DSP56800ERM FREESCALE [Freescale Semiconductor, Inc], DSP56800ERM Datasheet - Page 62

• Manufacturer Part Number: DSP56800ERM
• Description: 16-bit Digital Signal Controllers
• Manufacturer: FREESCALE [Freescale Semiconductor, Inc]

Part 6 System Integration Module (SIM)
6.1 Introduction
The SIM module is a system catchall for the glue logic that ties together the system-on-chip. It controls
distribution of resets and clocks and provides a number of control features. The System Integration Module
is responsible for the following functions:
These are discussed in more detail in the sections that follow.
6.2 Features
The SIM has the following features:
62
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Reset sequencing
Clock control & distribution
Stop/Wait control
System status registers
Registers for software access to the JTAG ID of the chip
Test registers
Power control
I/O pad multiplexing
System bus clocks with pipeline hold-off support
System clocks for non-pipelined interfaces
Peripheral clocks for TMR and PWM with high-speed (3X) option
Power-saving clock gating for peripherals
ITCK clock to the
Three power modes (Run, Wait, Stop) to control power utilization
— Stop mode shuts down the 56800E core, system clock, and peripheral clock
— Wait mode shuts down the 56800E core and unnecessary system clock operation
— Run mode supports full part operation
Controls, with write protection, the enable/disable of 56800E core WAIT and STOP instructions
Controls, with write protection, the enable/disable of Large Regulator Standby mode
Controls to route functional signals to selected peripherals and I/O pads
Controls deassertion sequence of internal resets
Software-initiated reset
Four 16-bit registers reset only by a Power-On Reset usable for general-purpose software control
Timer channel Stop mode clocking controls
SCI Stop mode clocking control to support LIN Sleep mode stop recovery
Short addressing location control
Registers for software access to the JTAG ID of the chip
Controls output to CLKO pin
56800E
core TAP interface
56F8013 Technical Data, Rev. 2
Freescale Semiconductor
Preliminary