AX88615 ASIX [ASIX Electronics Corporation], AX88615 Datasheet

Page 1

... Aging time can be 1min to 640 mins 7 steps Product description The AX88615 is a 5-ports 10/100 Mbps Ethernet switch with MII PHY or RMII PHY design for low cost dumb Switch application, e.g. SOHO Ethernet Switch, with low cost 64K*32 SSRAM buffer memory. ...

Page 2

... AX88615P 5-Port 10/100Mb Switch Controller PRELIMINARY 1.0 AX88615 OVERVIEW ....................................................................................................................................... 4 1 ...................................................................................................................................... 4 ENERAL ESCRIPTION 1.2 AX88615 .............................................................................................................................. 4 LOCK IAGRAM 1 ONNECTION IAGRAM 2.0 PIN DESCRIPTION ........................................................................................................................................... 6 2.1 MII/RMII INTERFACE FOR SWITCH PORTS 2.1.1 Switch Port 0.............................................................................................................................................. 6 2.1.2 Switch Port 1.............................................................................................................................................. 7 2.1.3 Switch Port 2.............................................................................................................................................. 7 2.1.4 Switch Port 3.............................................................................................................................................. 8 2.1.5 Switch Port 4.............................................................................................................................................. 8 2 ...

Page 3

... AX88615P 5-Port 10/100Mb Switch Controller PRELIMINARY AX88615 LOCK IAGRAM ONNECTION IAGRAM LED IG PPLICATION FOR DISPLAY FIGURES ............................................................................................................................. 4 .............................................................................................................................. 5 ..................................................................................................................... 14 3 CONFIDENTIAL ASIX ELECTRONICS CORPORATION ...

Page 4

... AX88615 Overview 1.1 General Description The AX88615 is a 5-ports 10/100 Mbps Ethernet switch with MII PHY or RMII PHY. A low cost Fast Ethernet switch can be implemented by using the AX88615 and low cost 64Kx32 SSRAM . Data received from the MAC interface is stored in the external memory. All ports support multiple MAC addresses. The switch provides a look-up table for 8K MAC addresses with two 64Kx32 SSRAMs ...

Page 5

... AX88615P 5-Port 10/100Mb Switch Controller PRELIMINARY 1.3 Pin Connection Diagram VSS 157 158 /BMWE 159 /BMOE 160 SPEED2 SCRS2 161 SRXD2[0] 162 SRXD2[1] 163 VDD 164 STXEN2 165 BMA8 166 167 STXD2[0] STXD2[1] 168 169 SRXCLK2 170 BMA9 171 BMD15 BMD14 172 ...

Page 6

... AX88615P 5-Port 10/100Mb Switch Controller PRELIMINARY 2.0 Pin Description 2.0 Pin Description The following terms describe the AX88615 pinout: All pin names with the “/” suffix are asserted low I/O = 2.1 MII/RMII interface for switch ports 2.1.1 Switch Port 0 Signal Name Type Pin No. ...

Page 7

... AX88615P 5-Port 10/100Mb Switch Controller PRELIMINARY 2.1.2 Switch Port 1 Signal Name Type Pin No. STXEN1 O STXD1[3:0] O 64,63,62,61 Transmit Data : Please references section 2.1.1 SWITCH PORT0 STXCLK1 I SDUPLEX1 I SCOL_SP1 I SCRS1 I or SCRS_DV1 SRXDV1 I SRXCLK1 I SRXD1[3:0] I 82,81,80,79 Receive Data : Please references section 2.1.1 SWITCH PORT0 2.1.3 Switch Port 2 Signal Name Type Pin No ...

Page 8

... AX88615P 5-Port 10/100Mb Switch Controller PRELIMINARY 2.1.4 Switch Port 3 Signal Name Type Pin No. STXEN3 O STXD3[3:0] O 15,14,7,6 STXCLK3 I SDUPLEX3 I SCOL3 I SCRS3 I or SCRS_DV3 SRXDV3 I SRXCLK3 I SRXD3[3:0] I 12,11,4,3 SPEED3 I 2.1.5 Switch Port 4 Signal Name Type Pin No. STXEN4 O STXD4[3:0] O 55,54,47,46 Transmit Data : Please references section 2.1.1 SWITCH PORT0 STXCLK4 I SDUPLEX4 ...

Page 9

... AX88615P 5-Port 10/100Mb Switch Controller PRELIMINARY 2.2 LED Display Signal Name Type Pin No. LED[1:0] O 85, 84 SSRAM Fail / Buffer Memory Utilization LED : LED_CK O 86 2.3 Buffer memory pins group Signal Name Type Pin No. BMA[16:0] O 197–201 16,17 170,166 143,142 23-18 BMD[31:24] I/O 24, 26-32 BMD[23:16] 133-138 140, 141 BMD[15:8] ...

Page 10

... AX88615P 5-Port 10/100Mb Switch Controller PRELIMINARY 2.4 Miscellaneous Signal Name Type Pin No. LCLK I 70 /RST I 59 REF_CLK I 68 /TEST I/PU 58 MDIO I/O 57 MDC O 56 DB_SEL[7:0] I/PU 132-129, 119-116 DB_OUT[7:0] O 148-145, 124,123, 121,120 NC O 38,39,40, 56,57,73, 74,95,99, 100,102, 105-109, 125,126, 128, 150-156, 203-207 VDD I 25, 48, 69, 92, 122, 144, 164, 195, ...

Page 11

... AX88615P 5-Port 10/100Mb Switch Controller PRELIMINARY 2.5 Power on configuration setup signals cross reference table Signal Name Share with /Hash_En BMA[16] Aging_S[2:0] BMA[15:13] RxFC_En BMA[12] MII_S1 BMA[11] MII_S0 BMA[10] /Part_En BMA[9] RAM_S BMA[5] NetQlty_S BMA[4] FwTyp_S1 BMA[3] FwTyp_S0 BMA[2] HiBndy_S1 BMA[1] HiBndy_S0 BMA[0] ...

Page 12

... AX88615P 5-Port 10/100Mb Switch Controller PRELIMINARY / FlowCtl _En2 STXD0[2] / FlowCtl _En1 STXD0[1] /FlowCtl_En0 STXD0[0] Speed_S1 STXD1[2] Speed_S0 STXD1[1] FdpxHi_S1 STXD1[0] FdpxHi_S0 STXEN1 /RdPhy_En STXD4[0] PktLenOpt STXD3[0] All of the above signals are pull-up for default values. 802.3x for full duplex, back pressure for half duplex. ...

Page 13

... AX88615P 5-Port 10/100Mb Switch Controller PRELIMINARY 3.0 Functional Description 3.1 Basic Operation In general, the basic operation of the switch is very simple. The switch receives incoming packets from one of its ports, searches in the Look-Up Table for the Destination MAC Address and then forwards the packet to the destination ports, if appropriate ...

Page 14

... In half-duplex mode, the switch will receive and transmit the packet in accordance to 802.3 CSMA/CD. If the occupancy of the buffer memory is above the FlowControlActive threshold, the MAC of port will send out JAM pattern . 3.5 LED Display Interface AX88615 provides LED status indication for memory test and packet buffer utilization (%). All LED[2:0] perform active low. LED[2:0] Status Driver Wave-form as follows : ...

Page 15

... AX88615P 5-Port 10/100Mb Switch Controller PRELIMINARY 4.0 INTERNAL REGISTERS (This page keep blank) CONFIDENTIAL 15 ASIX ELECTRONICS CORPORATION ...

Page 16

... AX88615P 5-Port 10/100Mb Switch Controller PRELIMINARY 5.0 ELECTRICAL SPECIFICATION AND TIMING 5.1 Absolute Maximum Ratings Description Operating Temperature Storage Temperature Supply Voltage Input Voltage Output Voltage Lead Temperature (soldering 10 seconds maximum) Note : Stress above those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to Absolute Maximum Ratings conditions for extended period, adversely affect device life and reliability 5 ...

Page 17

... AX88615P 5-Port 10/100Mb Switch Controller PRELIMINARY 5.4 AC specifications 5.4.1 LCLK LCLK Tr BMCLK Tod Symbol Description Tcyc CYCLE TIME Thigh CLK HIGH TIME Tlow CLK LOW TIME Tr/Tf CLK SLEW RATE Tod LCLK TO BMCLK OUT DELAY 5.4.2 Reset Timing REF_CLK /RST Symbol Description Trst Reset pulse width ...

Page 18

... AX88615P 5-Port 10/100Mb Switch Controller PRELIMINARY 5.4.3 RMII Interface Timing Tx & REF_CLK TX_EN TXD CRS_DV RXD Symbol Description T0 REF_CLK Clock Cycle Time T1 REF_CLK Clock High Time T2 CRS_DV, RXD, TXEN and TXD data setup to REF_CLK rising edge T3 CRS_DV, RXD, TXEN and TXD data hold from ...

Page 19

... AX88615P 5-Port 10/100Mb Switch Controller PRELIMINARY 5.4.4 MII Interface Timing Tx & TXCLK TX_EN TXD Symbol Description T0 TXCLK Cycle Time T1 TXCLK High Time T2 TX_EN Delay from TXCLK High T3 TXD Delay from TXCLK High T4 RX_CLK CRS T6 RXDV RXD RXER Symbol Description T4 RX_CLK Clock Cycle Time ...

Page 20

... AX88615P 5-Port 10/100Mb Switch Controller PRELIMINARY 5.4.5 SSRAM Read Cycle Timing BMCLK T3 T2 BMA[16:0] A1 /BMWR /BMOE BMD[7:0] Symbol T1 Clock Cycle Time T2 Address Bus Setup Time T3 Address Bus Hold Time T4 Clock to Output Invalid T5 Clock to Output Valid T1 Description 20 CONFIDENTIAL Min Max Units ...

Page 21

... AX88615P 5-Port 10/100Mb Switch Controller PRELIMINARY 5.4.6 SSRAM Write CycleTiming BMCLK BMA[16:0] /BMWR /BMOE BMD[7:0] Symbol T1 Clock Cycle Time T2 Address Bus Setup Time T3 Address Bus Hold Time T4 Write Data Setup Time T7 Write Data Hold Time Description 21 CONFIDENTIAL Min Max ...

Page 22

... AX88615P 5-Port 10/100Mb Switch Controller PRELIMINARY 5.4.7 LED DISPLAY T1 LED_CK -------- .............. D22 T1 LED_CK T2 T3 LED[1: Symbol Description T1 LED_CK Clock Cycle Time T2 Clock to Output Valid T3 Clock to Output Invalid T4 continuous 32 LED_CK Cycle Time 5.4.8 LED Display After Reset /Reset T1 LED[1:0] Symbol Description T1 Repeater reset time ...

Page 23

... AX88615P 5-Port 10/100Mb Switch Controller PRELIMINARY 6.0 PACKAGE INFORMATION pin 1 b SYMBOL MILIMETER MIN. 0.05 3.17 0.10 27.90 27.90 30.35 30.35 0. ASIX ELECTRONICS CORPORATION CONFIDENTIAL A2 A1 NOM MAX 0.25 0.5 3.32 3.47 0.20 0.30 28.00 28.10 28.00 28.10 0.50 30.60 30.85 30.60 30.85 0.60 0.75 1.30 10 ...

Page 24

... AX88615P 5-Port 10/100Mb Switch Controller PRELIMINARY Appendix A: System Applications A.1 AX88615 as 5-port standalone SOHO switch Quad RMII PHY A.2 AX88615 for IP router application Quad RMII PHY AX88615 Switch Controller Single PHY AX88615 Switch Controller AX88195 or AX88196 Local CPU Bus MAC controller 24 CONFIDENTIAL ASIX ELECTRONICS CORPORATION ...

Page 25

... AX88615P 5-Port 10/100Mb Switch Controller PRELIMINARY A.3 AX88615 as backend of dual speed repeaters AX88873 #1 Repeater Controller 2 Quad RMII PHY AX88873 #1 Repeater Controller 2 Quad RMII PHY 5-port Switch Controller Quad PHY 10Mbps and 100Mbps Vertical cascade upto 4 stacks Buffer 10Mbps and 100Mbps horizontal cascade ...

Page 26

... Appendix B: Design Note B.1 Using Station Management (STA) Connection There are two methods to get per port speed and duplex information in AX88615 . One way is by hardware pins such as SPEED0, SDUPLEX0, SPEED1, SDUPLEX1. Ax88615 also provides 2 pins (MDC and MDIO, STA – Station Management connection) to read PHY Auto Negotiation Remote Capability register to get current speed and duplex status ...