LM2642MTC/NOPB

Manufacturer Part NumberLM2642MTC/NOPB
DescriptionIC CTRLR SW SYNC STPDN 28TSSOP
ManufacturerNational Semiconductor
LM2642MTC/NOPB datasheet
 


Specifications of LM2642MTC/NOPB

ApplicationsEmbedded systems, Console/Set-Top boxesCurrent - Supply1mA
Voltage - Supply4.5 V ~ 30 VOperating Temperature-40°C ~ 125°C
Mounting TypeSurface MountPackage / Case28-TSSOP
Dc To Dc Converter TypeSynchronous Step Down ControllerNumber Of Outputs2
Pin Count28Input Voltage4.5 to 30V
Output Voltage1.3 to 30VOutput Current20A
Package TypeTSSOPMountingSurface Mount
Operating Temperature ClassificationAutomotiveOperating Temperature (min)-40C
Operating Temperature (max)125CPrimary Input Voltage30V
No. Of Outputs1No. Of Pins28
Operating Temperature Range-40°C To +125°CMslMSL 3 - 168 Hours
Control ModeCurrentRohs CompliantYes
For Use WithLM2642REVD EVAL - BOARD EVALUATION LM2642Lead Free Status / RoHS StatusLead free / RoHS Compliant
Other names*LM2642MTC
*LM2642MTC/NOPB
LM2642MTC
  
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
Page 15/21

Download datasheet (2Mb)Embed
PrevNext
Operation Descriptions
where Imax is the maximum expected load current, including
overload multiplier (ie:120%), and Irip is the inductor ripple
current (See equation 7). The above equation gives the
maximum allowable value for Rsns. Switching losses will
increase with Rsns, thus lowering efficiency.
The peak current limit is set by an external resistor con-
nected between the ILIMx pin and the KSx pin. An internal
10µA current sink on the ILIMx pin produces a voltage
across the resistor to set the current limit threshold which is
compared to the current sense voltage. A 10nF capacitor
across this resistor is required to filter unwanted noise that
could improperly trip the current limit comparator.
FIGURE 7. Current Sense and Current Limit
Current limit is activated when the inductor current is high
enough to cause the voltage at the RSNSx pin to be lower
than that of the ILIMx pin. This toggles the comparator, thus
turning off the top FET immediately. The comparator is dis-
abled either when the top FET is turned off or during the
leading edge blanking time. The equation for current limit
resistor, R
, is as follows:
lim
Where Ilim is the load current at which the current limit
comparator will be tripped.
When sensing current across the top FET, replace Rsns with
the Rdson of the FET. This calculated Rlim value guarantees
that the minimum current limit will not be less than Imax. It is
recommended that a 1% tolerance resistor be used.
When sensing across the top FET, Rdson will show more
variation than a current sense resistor, largely due to tem-
perature. Rdson will increase proportional to temperature
according to a specific temperature coefficient. Refer to the
manufacturer’s datasheet to determine the range of Rdson
values over operating temperature or see the Component
Selection section (equation 12) for a calculation of maximum
Rdson. This will prevent Rdson variations from prematurely
(Continued)
setting off the current limit comparator as the operating
temperature increases.
To ensure accurate current sensing, special attention in
board layout is required. The KSx and RSNSx pins require
separate traces to form a Kelvin connection to the corre-
sponding current sense nodes.
INPUT UNDER VOLTAGE LOCKOUT (UVLO)
The input under-voltage lock out threshold, which is sensed
via the VLIN5 internal LDO output, is 4.0V (typical). Below
this threshold, both HDRVx and LDRVx will be turned off and
the internal 480Ω MOSFETs will be turned on to discharge
the output capacitors through the SWx pins. During UVLO,
the ON/SS pins will sink 5mA to discharge the soft start
capacitors and turn off both channels. As the input voltage
increases again above 4.0V, UVLO will be de-activated, and
the device will restart again from soft start phase. If the
voltage at VLIN5 remains below 4.5V, but above the 4.0V
UVLO threshold, the device cannot be guaranteed to oper-
ate within specification.
If the input voltage is between 4.0V and 5.2V, the VLIN5 pin
will not regulate, but will follow approximately 200mV below
the input voltage.
DUAL-PHASE PARALLEL OPERATION
In applications with high output current demand, the two
switching channels can be configured to operate as a two-
180˚ out of phase converter to provide a single output volt-
age with current sharing between the two switching chan-
nels. This approach greatly reduces the stress and heat on
the output stage components while lowering input ripple
current. The sum of inductor ripple current is also reduced
which results in lowering output ripple voltage. Figure 2
shows an example of a typical two-phase circuit. Because
20046210
precision current sense is the primary design criteria to
ensure accurate current sharing between the two channels,
both channels must use external sense resistors for current
sensing. To minimize the error between the error amplifiers
of the two channels, tie the feedback pins FB1 and FB2
together and connect to a single voltage divider for output
voltage sensing. Also, tie the COMP1 and COMP2 together
and connect to the compensation network. ON/SS1 and
ON/SS2 must be tied together to enable and disable both
channels simultaneously.
Component Selection
OUTPUT VOLTAGE SETTING
The output voltage for each channel is set by the ratio of a
voltage divider as shown in Figure 8. The resistor values can
be determined by the following equation:
Where Vfb=1.238V. Although increasing the value of R1 and
R2 will increase efficiency, this will also decrease accuracy.
Therefore, a maximum value is recommended for R2 in
order to keep the output within .3% of Vnom. This maximum
R2 value should be calculated first with the following equa-
tion:
15
(1)
www.national.com