ISL6402AIR Intersil, ISL6402AIR Datasheet
ISL6402AIR
Specifications of ISL6402AIR
Available stocks
Related parts for ISL6402AIR
ISL6402AIR Summary of contents
Page 1
... Ld QFN Tape and Reel ISL6402AIRZ - QFN (See Note) (Pb-free) ISL6402AIRZ QFN Tape and Reel (See Note) (Pb-free) NOTE: Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations ...
Page 2
Pinout 2 ISL6402A ISL6402A (QFN) TOP VIEW PHASE2 1 ISEN2 2 PGOOD 3 VCC_5V 4 5 SD2 6 SS2 7 OCSET2 ISEN1 21 PGND 20 19 SD1 ...
Page 3
Block Diagram SGND VCC_5V SS1 LDO & POWER-ON SS1 SS2 RESET (POR) SS2 POR +5V BOOT1 HGDR UGATE1 HI GATE LOGIC PHASE1 PWM1 VCC_5V SHUTDOWN PWM LGDR LGATE1 LO PGND SD1 FB1 - REF - OCSET1 OC COMP - ISEN1 ...
Page 4
Typical Application Schematic VOUT1 L1 +1. SD1 4 ISL6402A C4 GATE3 OCSET2 ISEN1 SGND BOOT2 ISEN2 27 2 Q1A LGATE2 PGOOD 26 3 VCC_5V LGATE1 ...
Page 5
Absolute Maximum Ratings Supply Voltage (VCC_5V Pin -0.3V to +7V Input Voltage (VIN Pin ...
Page 6
Electrical Specifications Recommended operating conditions unless otherwise noted. Refer to Block Diagram and Typical Application Schematic. V Typical values are at T PARAMETER SHUTDOWN1/SHUTDOWN2 HIGH Level (Converter Enabled) LOW Level (Converter Disabled) PWM CONVERTERS Output Voltage FB Pin Bias Current ...
Page 7
Electrical Specifications Recommended operating conditions unless otherwise noted. Refer to Block Diagram and Typical Application Schematic. V Typical values are at T PARAMETER ISEN and CURRENT LIMIT Full Scale Input Current (Note 10) Over-Current Threshold (Note 10) OCSET (Current Limit) ...
Page 8
Typical Performance Curves (Oscilloscope Plots Are Taken Using the ISL6402AEVAL4B Evaluation Board, VIN = 12V, Unless Otherwise Noted) 3.4 3.39 3.38 3.37 3.36 3.35 3.34 3.33 3.32 3.31 3.3 0 0.5 1 1.5 2 2.5 LOAD CURRENT (A) FIGURE 1. ...
Page 9
Typical Performance Curves (Oscilloscope Plots Are Taken Using the ISL6402AEVAL4B Evaluation Board, VIN = 12V, Unless Otherwise Noted) V 200mV/DIV OUT1 AC COUPLED I 1A/DIV OUT1 FIGURE 7. LOAD TRANSIENT RESPONSE VOUT1 (3.3V) VCC_5V 1V/DIV V 1V/DIV OUT1 FIGURE 9. ...
Page 10
Pin Descriptions BOOT2, BOOT1 - These pins power the upper MOSFET drivers of each PWM converter. Connect this pin to the junction of the bootstrap capacitor and the cathode of the bootstrap diode. The anode of the bootstrap diode is ...
Page 11
For example, a single large FET with 15nC total gate charge requires 15nC X 1.4MHz = 21mA. Also, at higher input voltages with larger FETs, the power dissipation across the internal 5V will increase. Excessive dissipation across this regulator must ...
Page 12
Input Voltage Range The ISL6402A is designed to operate from input supplies ranging from 4.5V to 24V. However, the input voltage range can be effectively limited by the available maximum duty cycle (D = 71%). MAX ...
Page 13
FIGURE 16. OVERCURRENT TRIP WAVEFORMS V OUT2 I OUT2 SS2 2V/DIV FIGURE 17. OVERCURRENT CONTINUOUS HICCUP MODE WAVEFORMS Because of the nature of this current sensing technique, and to accommodate a wide range of r DS(ON) value of the overcurrent ...
Page 14
Due to the current loop feedback, the modulator has a single pole response with -20 slope at a frequency determined dB by the load. 1 -------------------------------- - , ⋅ ⋅ 2π where R ...
Page 15
FEEDBACK VOLTAGE (V) FIGURE 21. LINEAR CONTROLLER GAIN Base-Drive Noise Reduction The high-impedance base driver is susceptible to system noise, especially when the linear regulator is lightly loaded. Capacitively ...
Page 16
DS(ON) and thermal management considerations. The power dissipation includes two loss components; conduction loss and switching loss. These losses are distributed between the upper and lower MOSFETs according to duty cycle (see ...
Page 17
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...
Page 18
... Dimensions D2 and E2 are for the exposed pads which provide improved electrical and thermal performance. 8. Nominal dimensions are provided to assist with PCB Land Pattern Design efforts, see Intersil Technical Brief TB389 Features and dimensions A2, A3, D1, E1, P & θ are present when Anvil singulation method is used and not present for saw L singulation ...