C8051F360DK Silicon Laboratories Inc, C8051F360DK Datasheet - Page 143

KIT DEV FOR C8051F360 FAMILY

C8051F360DK

Manufacturer Part Number
C8051F360DK
Description
KIT DEV FOR C8051F360 FAMILY
Manufacturer
Silicon Laboratories Inc
Type
MCUr
Datasheets

Specifications of C8051F360DK

Contents
Evaluation Board, Power Supply, USB Cables, Adapter and Documentation
Processor To Be Evaluated
C8051F36x
Interface Type
USB
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With/related Products
C8051F360, F361, F362, F363, F364, F365, F366, F367, F368, F369
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
336-1410
13.4. Flash Read Timing
On reset, the C8051F36x Flash read timing is configured for operation with system clocks up to 25 MHz. If
the system clock will not be increased above 25 MHz, then the Flash timing registers may be left at their
reset value.
For every Flash read or fetch, the system provides an internal Flash read strobe to the Flash memory. The
Flash read strobe lasts for one or two system clock cycles, based on the FLRT bits (FLSCL.4 and
FLSCL.5). If the system clock is greater than 25 MHz, the FLRT bit must be changed to the appropri-
ate setting. Otherwise, data read or fetched from Flash may not represent the actual contents of Flash.
When the Flash read strobe is asserted, Flash memory is active. When it is de-asserted, Flash memory is
in a low power state.
The recommended procedure for updating FLRT is:
Bits 7–6: UNUSED. Read = 00b. Write = don’t care.
Bits 5–4: FLRT: Flash Read Time.
Bits 3–0: RESERVED. Read = 0000b. Must Write 0000b.
Important Note: When changing the FLRT bits to a lower setting (e.g. when changing from a
SFR Page:
SFR Address:
R/W
Bit7
Step 1. Select SYSCLK to 25 MHz or less.
Step 2. Disable the prefetch engine (CHPFEN = ‘0’ in CCH0CN register).
Step 3. Set the FLRT bits to the appropriate setting for the SYSCLK.
Step 4. Enable the prefetch engine (CHPFEN = ‘1’ in CCH0CN register).
These bits should be programmed to the smallest allowed value, according to the system
clock speed.
00: SYSCLK < 25 MHz.
01: SYSCLK < 50 MHz.
10: SYSCLK < 75 MHz.
11: SYSCLK < 100 MHz.
value of 11b to 00b), cache reads, cache writes, and the prefetch engine should be
disabled using the CCH0CN register (see SFR Definition 14.1).
0
0xB6
R/W
Bit6
SFR Definition 13.3.
R/W
Bit5
FLRT
R/W
Bit4
FLSCL: Flash Memory Control
Reserved Reserved Reserved Reserved 00000000
C8051F360/1/2/3/4/5/6/7/8/9
Rev. 1.0
R/W
Bit3
R/W
Bit2
R/W
Bit1
R/W
Bit0
Reset Value
143

Related parts for C8051F360DK