SAK-XC2786X-96F66L AC Infineon Technologies, SAK-XC2786X-96F66L AC Datasheet
SAK-XC2786X-96F66L AC
Specifications of SAK-XC2786X-96F66L AC
SAK-XC2786X-96F66LACINTR
SP000369364
Related parts for SAK-XC2786X-96F66L AC
SAK-XC2786X-96F66L AC Summary of contents
Page 1
XC2786X ...
Page 2
... Infineon Technologies Office. Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies failure of such components can reasonably be expected to cause the failure of that life-support device or system affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body support and/or maintain and sustain and/or protect human life ...
Page 3
XC2786X ...
Page 4
XC2786X Revision History: V2.1, 2008-08 Previous Version(s): V2.0, 2008-03, Preliminary V0.1, 2007-09, Preliminary Page Subjects (major changes since last revision) several Maximum frequency changed to 80 MHz 31 Voltage domain for XTAL1/XTAL2 corrected Coupling factors corrected 76, ...
Page 5
Summary of Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 6
Single-Chip Microcontroller with 32-Bit Performance XC2000 Family 1 Summary of Features For a quick overview and easy reference, the features of the XC2786X are summarized here. • High-performance CPU with five-stage pipeline – 12.5 ns instruction cycle at 80 ...
Page 7
Four serial interface channels to be used as UART, LIN, high-speed synchronous channel (SPI/QSPI), IIC bus interface (10-bit addressing, 400 kbit/s), IIS interface – On-chip MultiCAN interface (Rev. 2.0B active) with 64 message objects (Full CAN/Basic CAN) 2 CAN ...
Page 8
... Table 1 XC2786X Derivative Synopsis 1) Derivative Temp. Range SAK-XC2786X- -40 °C to 125 °C 96FxxL66 SAF-XC2786X- -40 ° °C 96FxxL66 1) This Data Sheet is valid for devices starting with and including design step AC. 2) Specific inormation about the on-chip Flash memory in 3) All derivatives additionally provide 1 Kbyte SBRAM, 2 Kbytes DPRAM, and 16 Kbytes DSRAM. ...
Page 9
General Device Information The XC2786X derivatives XC2000 Family of full-feature single-chip CMOS microcontrollers. These devices extend the functionality and performance of the C166 Family in terms of instructions (MAC unit), peripherals, and speed. They combine high CPU performance (up ...
Page 10
Pin Configuration and Definition The pins of the XC2786X are described in detail in functions. For further explanations please refer to the footnotes at the end of the table. Figure 2 summarizes all pins, showing their locations on the ...
Page 11
Notes to Pin Definitions 1. Ctrl.: The output signal for a port pin is selected by bitfield PC in the associated register Px_IOCRy. Output O0 is selected by setting the respective bitfield PC to 1x00 , output O1 is selected ...
Page 12
Table 4 Pin Definitions and Functions (cont’d) Pin Symbol Ctrl St/B T3OUT O1 T6OUT O2 TDO_A OH ESR2_1 St/B EMUX1 O1 U0C1_DOUT O2 U0C0_DOUT O3 CCU62_ I CCPOS1A TMS_C ...
Page 13
Table 4 Pin Definitions and Functions (cont’d) Pin Symbol Ctrl St/B CCU60_ St/B CC61 14 P8 St/B CCU60_ St/B CC60 16 P6 St/A ...
Page 14
Table 4 Pin Definitions and Functions (cont’d) Pin Symbol Ctrl. 21 P15.0 I ADC1_CH0 I 22 P15.1 I ADC1_CH1 I 23 P15.2 I ADC1_CH2 I T5IN I 24 P15.3 I ADC1_CH3 I T5EUD I 25 P15.4 I ADC1_CH4 I T6IN ...
Page 15
Table 4 Pin Definitions and Functions (cont’d) Pin Symbol Ctrl. 35 P5.3 I ADC0_CH3 I T3IN I 39 P5.4 I ADC0_CH4 I CCU63_ I T12HRB T3EUD I TMS_A I 40 P5.5 I ADC0_CH5 I CCU60_ I T12HRB 41 P5.6 I ...
Page 16
Table 4 Pin Definitions and Functions (cont’d) Pin Symbol Ctrl. 47 P5.12 I ADC0_CH12 I 48 P5.13 I ADC0_CH13 I EX0BINB I 49 P5.14 I ADC0_CH14 I 50 P5.15 I ADC0_CH15 I 51 P2. St/B U0C0_ O1 ...
Page 17
Table 4 Pin Definitions and Functions (cont’d) Pin Symbol Ctrl St/B TxDC0 O1 CCU63_ St/B CC61 AD14 St/B ESR1_5 I EX0AINA I 57 P11 St/B 58 ...
Page 18
Table 4 Pin Definitions and Functions (cont’d) Pin Symbol Ctrl. 62 P11 St/B CCU63_ I CCPOS2A 63 P4 St/B CC2_25 St/B CS1 St/B U0C1_DOUT O1 ...
Page 19
Table 4 Pin Definitions and Functions (cont’d) Pin Symbol Ctrl St/B U0C0_ O1 SELO0 U0C1_ O2 SELO1 CC2_19 St/B A19 OH U0C0_DX2D I RxDC0D St/B CC2_28 ...
Page 20
Table 4 Pin Definitions and Functions (cont’d) Pin Symbol Ctrl St/B U0C1_ O1 SELO0 U0C0_ O2 SELO1 CC2_20 St/B A20 OH U0C1_DX2C I RxDC1C St/B U1C0_DOUT ...
Page 21
Table 4 Pin Definitions and Functions (cont’d) Pin Symbol Ctrl St/B U0C1_DOUT O1 TxDC1 O2 CC2_22 St/B A22 OH CLKIN1 I TCK_A St/B U1C0_ O1 SCLKOUT ...
Page 22
Table 4 Pin Definitions and Functions (cont’d) Pin Symbol Ctrl. 86 P10 St/B U0C0_DOUT O1 CCU60_ St/B CC61 AD1 St/B U0C0_DX0B I U0C0_DX1A St/B U1C0_ ...
Page 23
Table 4 Pin Definitions and Functions (cont’d) Pin Symbol Ctrl St/B U1C1_ O1 SELO0 U1C0_ O2 SELO1 CCU61_ O3 COUT61 A4 OH U1C1_DX2A I RxDC1B I 92 TRef St/B ...
Page 24
Table 4 Pin Definitions and Functions (cont’d) Pin Symbol Ctrl St/B U1C1_ O1 SCLKOUT U1C0_ O2 SELO2 CCU61_ O3 COUT62 A5 OH U1C1_DX1A I U1C0_DX1C St/B U2C0_ O1 SELO0 ...
Page 25
Table 4 Pin Definitions and Functions (cont’d) Pin Symbol Ctrl. 100 P10 St/B U0C1_ O1 SCLKOUT CCU60_ O2 COUT62 AD5 St/B U0C1_DX1B I 101 P3 St/B U2C1_ O1 SCLKOUT U2C0_ O2 ...
Page 26
Table 4 Pin Definitions and Functions (cont’d) Pin Symbol Ctrl. 103 P10 St/B U0C0_DOUT O1 U1C0_ O3 SELO0 AD6 St/B U0C0_DX0C I U1C0_DX2D I CCU60_ I CTRAPA 104 P3 St/B U2C1_DOUT ...
Page 27
Table 4 Pin Definitions and Functions (cont’d) Pin Symbol Ctrl. 107 P3 St/B U2C1_DOUT O1 U2C0_ O2 SELO3 U0C0_ O3 SELO7 U2C1_DX0B I 111 P1 St/B U1C0_ O1 MCLKOUT U1C0_ O2 SELO4 A8 OH ...
Page 28
Table 4 Pin Definitions and Functions (cont’d) Pin Symbol Ctrl. 115 P10 St/B U0C0_ O1 SELO4 U0C1_ O2 MCLKOUT AD9 St/B CCU60_ I CCPOS2A TCK_B I 116 P1 St/B CCU62_ O1 ...
Page 29
Table 4 Pin Definitions and Functions (cont’d) Pin Symbol Ctrl. 118 P10. St/B U1C0_ O1 SCLKOUT BRKOUT O2 AD11 St/B U1C0_DX1D I TMS_B I 119 P9 St/B CCU63_ ...
Page 30
Table 4 Pin Definitions and Functions (cont’d) Pin Symbol Ctrl. 122 P9 St/B CCU63_ O1 COUT60 BRKOUT O2 123 P10. St/B U1C0_DOUT O1 U1C0_ O3 SELO3 WR/WRL OH U1C0_DX0D I 124 P1 ...
Page 31
Table 4 Pin Definitions and Functions (cont’d) Pin Symbol Ctrl. 126 P9 St/B CCU63_ O1 COUT62 U2C0_DOUT O2 U2C0_DX0E I CCU60_ I CCPOS2B 128 P10. St/B U1C0_ O1 SELO1 U0C1_DOUT ESR2_2 ...
Page 32
Table 4 Pin Definitions and Functions (cont’d) Pin Symbol Ctrl. 131 P1 St/B CCU62_ O1 COUT60 U1C1_ O2 SELO3 BRKOUT O3 A13 OH U2C0_DX0C I 132 P9 St/B CCU63_ O1 COUT63 CCU63_ O2 COUT62 ...
Page 33
Table 4 Pin Definitions and Functions (cont’d) Pin Symbol Ctrl. 135 P1 St/B CCU62_ St/B CC60 U1C1_ O2 MCLKOUT U2C0_ O3 SCLKOUT A15 OH U2C0_DX1C I 136 XTAL2 O 137 XTAL1 I 138 PORST ...
Page 34
Table 4 Pin Definitions and Functions (cont’d) Pin Symbol Ctrl. 140 ESR2 St/B U1C1_DX0D I U1C1_DX2C I U2C1_DX0E I U2C1_DX2B I EX1AINB I 141 ESR0 St/B U1C0_DX0E I U1C0_DX2B I 142 P8 ...
Page 35
Table 4 Pin Definitions and Functions (cont’d) Pin Symbol Ctrl DDPB 36, 38, 72, 74, 108, 110, 144 37, 73, 109 1) To generate the reference clock output for bus timing measurement, EXTCLK ...
Page 36
Functional Description The architecture of the XC2786X combines advantages of RISC, CISC, and DSP processors with an advanced peripheral subsystem in a well-balanced design. On-chip memory blocks allow the design of compact systems-on-silicon with maximum performance suited for computing, ...
Page 37
Memory Subsystem and Organization The memory space of the XC2786X is configured in the von Neumann architecture. In this architecture all internal and external resources, including code memory, data memory, registers and I/O ports, are organized in the same ...
Page 38
This common memory space consists of 16 Mbytes organized as 256 segments of 64 Kbytes; each segment contains four data pages of 16 Kbytes. The entire memory space can be accessed bytewise or wordwise. Portions of the on-chip DPRAM and ...
Page 39
Special Function Register areas (SFR space and ESFR space). SFRs are word-wide registers which are used to control and monitor functions of the different on-chip units. ...
Page 40
External Bus Controller All external memory access operations are performed by a special on-chip External Bus Controller (EBC). The EBC also controls access to resources connected to the on-chip LXBus (MultiCAN and the USIC modules). The LXBus is an ...
Page 41
Central Processing Unit (CPU) The core of the CPU consists of a 5-stage execution pipeline with a 2-stage instruction- fetch pipeline, a 16-bit arithmetic and logic unit (ALU), a 32-bit/40-bit multiply and accumulate unit (MAC), a register-file providing three ...
Page 42
With this hardware most XC2786X instructions can be executed in a single machine cycle of 12.5 ns with a 80 MHz CPU clock. For example, shift and rotate instructions are always processed during one machine cycle, no matter how many ...
Page 43
Interrupt System With a minimum interrupt response time of 7/11 program execution), the XC2786X can react quickly to the occurrence of non- deterministic events. The architecture of the XC2786X supports several mechanisms for fast and flexible response to service ...
Page 44
Table 6 XC2786X Interrupt Nodes Source of Interrupt or PEC Service Request CAPCOM Register 16, or ERU Request 0 CAPCOM Register 17, or ERU Request 1 CAPCOM Register 18, or ERU Request 2 CAPCOM Register 19, or ERU Request 3 ...
Page 45
Table 6 XC2786X Interrupt Nodes (cont’d) Source of Interrupt or PEC Service Request GPT2 CAPREL Register CAPCOM Timer 7 CAPCOM Timer 8 A/D Converter Request 0 A/D Converter Request 1 A/D Converter Request 2 A/D Converter Request 3 A/D Converter ...
Page 46
Table 6 XC2786X Interrupt Nodes (cont’d) Source of Interrupt or PEC Service Request CAN Request 3 CAN Request 4 CAN Request 5 CAN Request 6 CAN Request 7 CAN Request 8 CAN Request 9 CAN Request 10 CAN Request 11 ...
Page 47
Table 6 XC2786X Interrupt Nodes (cont’d) Source of Interrupt or PEC Service Request Unassigned node Unassigned node Unassigned node Unassigned node Unassigned node Unassigned node Unassigned node Unassigned node Unassigned node Unassigned node SCU Request 1 SCU Request 0 Program ...
Page 48
The XC2786X includes an excellent mechanism to identify and process exceptions or error conditions that arise during run-time, the so-called ‘Hardware Traps’. A hardware trap causes an immediate non-maskable system reaction similar to a standard interrupt service (branching to a ...
Page 49
On-Chip Debug Support (OCDS) The On-Chip Debug Support system built into the XC2786X provides a broad range of debug and emulation features. User software running on the XC2786X can be debugged within the target system environment. The OCDS is ...
Page 50
Capture/Compare Unit (CAPCOM2) The CAPCOM2 unit supports generation and control of timing sequences channels with a maximum resolution of one system clock cycle (eight cycles in staggered mode). The CAPCOM2 unit is typically used to ...
Page 51
When a capture/compare register has been selected for capture mode, the current contents of the allocated timer will be latched (‘captured’) into the capture/compare register in response to an external event at the port pin associated with this register. In ...
Page 52
CC T7IN T6OUF CC16IO CC17IO CC31IO f CC T6OUF Figure 5 CAPCOM2 Unit Block Diagram Data Sheet Reload Reg . T7REL T7 Input Timer T7 Control Mode Sixteen Control (Capture Capture/ or Compare Compare) Registers T8 Input Timer T8 ...
Page 53
Capture/Compare Units CCU6x The XC2786X features four CCU6 units (CCU60, CCU61, CCU62, CCU63). The CCU6 is a high-resolution capture and compare unit with application-specific modes. It provides inputs to start the timers synchronously, an important feature in devices with ...
Page 54
SYS TxHR T12 Interrupts st art T13 Figure 6 CCU6 Block Diagram Timer T12 can work in capture and/or compare mode for its three channels. The modes can also be combined. Timer T13 can work in compare mode only. ...
Page 55
General Purpose Timer (GPT12E) Unit The GPT12E unit is a very flexible multifunctional timer/counter structure which can be used for many different timing tasks such as event timing and counting, pulse width and duty cycle measurements, pulse generation, or ...
Page 56
T3CON.BPS1 GPT T2IN T2 Mode Control T2EUD T3 T3IN Mode Control T3EUD T4IN T4 Mode Control T4EUD Figure 7 Block Diagram of GPT1 Data Sheet XC2000 Family Derivatives Basic Clock Aux. Timer T2 U/D Reload Capture ...
Page 57
With its maximum resolution of 2 system clock cycles, the GPT2 module provides precise event control and time measurement. It includes two timers (T5, T6) and a capture/reload register (CAPREL). Both timers can be clocked with an input clock which ...
Page 58
T6CON.BPS2 GPT T5IN Mode T5EUD Control CAPIN CAPREL Mode Control T3IN/ T3EUD Mode T6IN Control T6EUD Figure 8 Block Diagram of GPT2 Data Sheet Basic Clock GPT2 Timer T5 T5 U/D Clear Capture GPT2 CAPREL Reload ...
Page 59
Real Time Clock The Real Time Clock (RTC) module of the XC2786X can be clocked with a clock signal selected from internal sources or external sources (pins). The RTC basically consists of a chain of divider blocks: • Selectable ...
Page 60
The RTC module can be used for different purposes: • System clock to determine the current time and date • Cyclic time-based interrupt, to provide a system time tick independent of CPU frequency and other resources • 48-bit timer for ...
Page 61
A/D Converters For analog signal measurement two 10-bit A/D converters (ADC0, ADC1) with multiplexed input channels and a sample and hold circuit have been integrated on-chip. They use the successive approximation method. The sample ...
Page 62
Universal Serial Interface Channel Modules (USIC) The XC2786X includes two USIC modules (USIC0, USIC1), each providing two serial communication channels. The Universal Serial Interface Channel (USIC) module is based on a generic data shift and data storage structure which ...
Page 63
Target Protocols Each USIC channel can receive and transmit data frames with a selectable data word width from bits in each of the following protocols: • UART (asynchronous serial channel) – maximum baud rate: – data frame ...
Page 64
MultiCAN Module The MultiCAN module contains two independently operating CAN nodes with Full-CAN functionality which are able to exchange Data and Remote Frames using a gateway function. Transmission and reception of CAN frames is handled in accordance with CAN ...
Page 65
MultiCAN Features • CAN functionality conforming to CAN specification V2.0 B active for each CAN node (compliant to ISO 11898) • Two independent CAN nodes • 64 independent message objects (shared by the CAN nodes) • Dedicated control registers for ...
Page 66
Watchdog Timer The Watchdog Timer is one of the fail-safe mechanisms which have been implemented to prevent the controller from malfunctioning for longer periods of time. The Watchdog Timer is always enabled after an application reset of the chip. ...
Page 67
Parallel Ports The XC2786X provides up to 118 I/O lines which are organized into 11 input/output ports and 2 input ports. All port lines are bit-addressable, and all input/output lines can be individually (bit-wise) configured via port control registers. ...
Page 68
Table 9 Summary of the XC2786X’s Parallel Ports (cont’d) Port Width Alternate Functions Port 6 4 ADC control lines, Serial interface lines of USIC1, Timer control signals, OCDS control Port 7 5 ADC control lines, Serial interface lines of USIC0, ...
Page 69
Instruction Set Summary Table 10 lists the instructions of the XC2786X. The addressing modes that can be used with a specific instruction, the function of the instructions, parameters for conditional execution of instructions, and the opcodes for each instruction ...
Page 70
Table 10 Instruction Set Summary (cont’d) Mnemonic Description ROL/ROR Rotate left/right direct word GPR ASHR Arithmetic (sign bit) shift right direct word GPR MOV(B) Move word (byte) data MOVBS/Z Move byte operand to word op. with sign/zero extension JMPA/I/R Jump ...
Page 71
Table 10 Instruction Set Summary (cont’d) Mnemonic Description NOP Null operation CoMUL/CoMAC Multiply (and accumulate) CoADD/CoSUB Add/Subtract Co(A)SHR (Arithmetic) Shift right CoSHL Shift left CoLOAD/STORE Load accumulator/Store MAC register CoCMP Compare CoMAX/MIN Maximum/Minimum CoABS/CoRND Absolute value/Round accumulator CoMOV Data move ...
Page 72
Electrical Parameters The operating range for the XC2786X is defined by its electrical parameters. For proper operation the specified limits must be respected during system design. Note: Typical parameter values refer to room temperature and nominal supply voltage, minimum/maximum ...
Page 73
Operating Conditions The following operating conditions must not be exceeded to ensure correct operation of the XC2786X. All parameters specified in the following sections refer to these operating conditions, unless otherwise noticed. Table 12 Operating Condition Parameters Parameter Digital core ...
Page 74
Table 12 Operating Condition Parameters (cont’d) Parameter External Pin Load Capacitance Voltage Regulator Buffer Capacitance for DMP_M Voltage Regulator Buffer Capacitance for DMP_1 Operating frequency Ambient temperature 1) If both core power domains are clocked, the difference between the power ...
Page 75
Parameter Interpretation The parameters listed in the following include both the characteristics of the XC2786X and its demands on the system. To aid in correctly interpreting the parameters when evaluating them for a design, they are marked accordingly in the ...
Page 76
DC Parameters These parameters are static or average values that may be exceeded during switching transitions (e.g. output current). The XC2786X can operate within a wide supply voltage range from 3 5.5 V. However, during operation this ...
Page 77
Pullup/Pulldown Device Behavior Most pins of the XC2786X feature pullup or pulldown devices. For some special pins these are fixed; for the port pins they can be selected by the application. The specified current values indicate how to load the ...
Page 78
DC Parameters for Upper Voltage Area These parameters apply to the upper IO voltage range, 4.5 V ≤ Table 14 DC Characteristics for Upper Voltage Range (Operating Conditions apply) Parameter Input low voltage (all except XTAL1) Input high voltage ...
Page 79
Not subject to production test - verified by design/characterization. Hysteresis is implemented to avoid metastable states and switching due to internal ground bounce. It cannot suppress switching due to external system noise under all conditions. 3) The maximum deliverable ...
Page 80
DC Parameters for Lower Voltage Area These parameters apply to the lower IO voltage range, 3.0 V ≤ Table 15 DC Characteristics for Lower Voltage Range (Operating Conditions apply) Parameter Input low voltage (all except XTAL1) Input high voltage ...
Page 81
Not subject to production test - verified by design/characterization. Hysteresis is implemented to avoid metastable states and switching due to internal ground bounce. It cannot suppress switching due to external system noise under all conditions. 3) The maximum deliverable ...
Page 82
Power Consumption The power consumed by the XC2786X depends on several factors such as supply voltage, operating frequency, active circuits, and operating temperature. The power consumption specified here consists of two components: • The switching current I • The ...
Page 83
Table 16 Switching Power Consumption XC2786X (Operating Conditions apply) Parameter Power supply current (active) with all peripherals active and EVVRs on Power supply current in stopover mode, EVVRs on 1) The pad supply voltage pins ( by the pin output ...
Page 84
I [mA] S 100 Figure 13 Supply Current in Active Mode as a Function of Frequency Data Sheet XC2000 Family Derivatives XC2786X Electrical Parameters I SACTmax I ...
Page 85
Table 17 Leakage Power Consumption XC2786X (Operating Conditions apply) Parameter 2) Leakage supply current 3) -α : 600,000 × e Formula ; α = 5000 / (273 + B× Typ 1.0, Max 1.3 ...
Page 86
Analog/Digital Converter Parameters These parameters describe the conditions for optimum ADC performance. Table 18 A/D Converter Characteristics (Operating Conditions apply) Parameter Analog reference supply Analog reference ground Analog input voltage range Analog clock frequency Conversion time for 10-bit 4) ...
Page 87
Table 18 A/D Converter Characteristics (cont’d) (Operating Conditions apply) Parameter Switched capacitance of the reference input Resistance of the reference input path TUE is tested at = AREFx DDPA voltage range. The specified TUE is valid only ...
Page 88
Sample time and conversion time of the XC2786X’s A/D converters are programmable. The timing above can be calculated using f The limit values for must not be exceeded when selecting the prescaler value. ADCI Table 19 A/D Converter Computation Table ...
Page 89
System Parameters The following parameters specify several aspects which are important when integrating the XC2786X into an application system. Note: These parameters are not subject to production test but verified by design and/or characterization. Table 20 Various System Parameters ...
Page 90
Table 21 Coding of Bitfields LEVxV in Register SWDCON0 Code Default Voltage Level 0000 2 0001 3 0010 3 0011 3 0100 3 0101 3 0110 3.6 V ...
Page 91
Flash Memory Parameters The XC2786X is delivered with all Flash sectors erased and with no protection installed. The data retention time of the XC2786X’s Flash memory (i.e. the time after which stored data can still be retrieved) depends on ...
Page 92
Table 24 Flash Access Waitstates Required Waitstates 4 WS (WSFLASH = 100 (WSFLASH = 011 (WSFLASH = 010 (WSFLASH = 001 (WSFLASH = 000 B Note: The maximum ...
Page 93
AC Parameters These parameters describe the dynamic behavior of the XC2786X. 4.6.1 Testing Waveforms These values are used for characterization and production testing (except pin XTAL1). Output delay Hold time 0.8 V DDP 0.7 V DDP 0.3 V DDP ...
Page 94
Definition of Internal Timing The internal operation of the XC2786X is controlled by the internal system clock Because the system clock signal external sources using different mechanisms, the duration of the system clock periods (TCSs) and their variation (as ...
Page 95
Direct Drive When direct drive operation is selected (SYSCON0.CLKSEL = 11 derived directly from the input clock signal CLKIN1 SYS IN f The frequency of is the same as the frequency of SYS f times of ...
Page 96
The timing in the AC Characteristics refers to TCSs. Timing must be calculated using the minimum TCS possible under the given circumstances. The actual minimum value for TCS depends on the jitter of the PLL. Because the PLL is constantly ...
Page 97
D Acc. jitter T ns ±9 ±8 ±7 ±6 ±5 ±4 ±3 ±2 ± Figure 19 Approximated Accumulated PLL Jitter Note: The specified PLL jitter values are valid if the capacitive load per pin does not C ...
Page 98
Wakeup Clock When wakeup operation is selected (SYSCON0.CLKSEL = 00 derived from the low-frequency wakeup clock source SYS WU In this mode, a basic functionality can be maintained without requiring an external clock source and while ...
Page 99
External Clock Input Parameters These parameters specify the external clock generation for the XC2786X. The clock can be generated in two ways: • By connecting a crystal or ceramic resonator to pins XTAL1/XTAL2. • By supplying an external clock ...
Page 100
V OFF Figure 20 External Clock Drive XTAL1 Note: For crystal/resonator operation strongly recommended to measure the oscillation allowance (negative resistance) in the final target system (layout) to determine the optimum parameters for oscillator operation. Please refer to ...
Page 101
External Bus Timing The following parameters specify the behavior of the XC2786X bus interface. Table 27 CLKOUT Reference Signal Parameter CLKOUT cycle time CLKOUT high time CLKOUT low time CLKOUT rise time CLKOUT fall time 1) The CLKOUT cycle ...
Page 102
Variable Memory Cycles External bus cycles of the XC2786X are executed in five consecutive cycle phases (AB F). The duration of each cycle phase is programmable (via the TCONCSx registers) to adapt the external bus cycles to ...
Page 103
Table 29 External Bus Cycle Timing for Upper Voltage Range (Operating Conditions apply) Parameter Output valid delay for: RD, WR(L/H) Output valid delay for: BHE, ALE Output valid delay for: A23 … A16, A15 … A0 (on P0/P1) Output valid ...
Page 104
Table 30 External Bus Cycle Timing for Lower Voltage Range (Operating Conditions apply) Parameter Output valid delay for: RD, WR(L/H) Output valid delay for: BHE, ALE Output valid delay for: A23 … A16, A15 … A0 (on P0/P1) Output valid ...
Page 105
CLKOUT t 11 ALE A23-A16, BHE, CSx RD WR(L/H) t AD15-AD0 (read) t AD15-AD0 (write) Figure 22 Multiplexed Bus Cycle Data Sheet High Address ...
Page 106
AB CLKOUT t 11 ALE A23-A0, BHE, CSx RD WR(L/H) D15-D0 (read) D15-D0 (write) Figure 23 Demultiplexed Bus Cycle Data Sheet Address 104 XC2786X ...
Page 107
Bus Cycle Control with the READY Input The duration of an external bus cycle can be controlled by the external circuit using the READY input signal. The polarity of this input signal can be selected. Synchronous READY permits the shortest ...
Page 108
CLKOUT RD, WR D15-D0 (read) D15-D0 (write) READY Synchronous READY Asynchron. Figure 24 READY Timing Note: If the READY input is sampled inactive at the indicated sampling point (“Not Rdy”) a READY-controlled waitstate is inserted (tpRDY), sampling the READY input ...
Page 109
External Bus Arbitration If the arbitration signals are enabled, the XC2786X makes its external resources available in response to an arbitration request. Table 31 Bus Arbitration Timing for Upper Voltage Range (Operating Conditions apply) Parameter Input setup time for: HOLD ...
Page 110
CLKOUT HOLD HLDA BREQ CSx, RD, WR(L/H) Addr, Data, BHE Figure 25 External Bus Arbitration, Releasing the Bus Notes 1. The XC2786X completes the currently running bus cycle before granting bus access. 2. This is the first possibility for BREQ ...
Page 111
CLKOUT HOLD HLDA BREQ CSx, RD, WR(L/H) Addr, Data, BHE Figure 26 External Bus Arbitration, Regaining the Bus Notes 1. This is the last chance for BREQ to trigger the indicated regain sequence. Even if BREQ is activated earlier, the ...
Page 112
Synchronous Serial Interface Timing The following parameters are applicable for a USIC channel operated in SSC mode. Note: These parameters are not subject to production test but verified by design and/or characterization. Table 33 SSC Master/Slave Mode Timing for ...
Page 113
Table 34 SSC Master/Slave Mode Timing for Lower Voltage Range (Operating Conditions apply), Parameter Master Mode Timing Slave select output SELO active to first SCLKOUT transmit edge Slave select output SELO inactive after last SCLKOUT receive edge Transmit data output ...
Page 114
Master Mode Timing Select Output Inactive SELOx Clock Output SCLKOUT Data Output DOUT Data Input DX0 Slave Mode Timing Select Input Inactive DX2 Clock Input DX1 Data Input DX0 Data Output DOUT Transmit Edge: with this clock edge , transmit ...
Page 115
JTAG Interface Timing The following parameters are applicable for communication through the JTAG debug interface. The JTAG module is fully compliant with IEEE1149.1-2000. Note: These parameters are not subject to production test but verified by design and/or characterization. Table ...
Page 116
V 0.5 DDP t 2 Figure 28 Test Clock Timing (TCK) TCK TMS TDI t 9 TDO Figure 29 JTAG Timing Data Sheet 114 XC2786X XC2000 Family Derivatives ...
Page 117
Package and Reliability In addition to the electrical parameters, the following specifcations ensure proper integration of the XC2786X into the target system. 5.1 Packaging These parameters specify the packaging rather than the silicon. Table 36 Package Parameters (PG-LQFP-144-4) Parameter ...
Page 118
Package Outlines 0.5 17.5 2) 0.22 ±0.05 0. 144 1 Index Marking 1) Does not include plastic or metal protrusion of 0.25 max. per side 2) Does not include dambar protrusion of 0.08 max. per ...
Page 119
Thermal Considerations When operating the XC2786X in a system, the total heat generated in the chip must be dissipated to the ambient environment to prevent overheating and the resulting thermal damage. The maximum heat that can be dissipated depends ...
Page 120
... Published by Infineon Technologies AG ...