EZ80F93AZ020EC00TR Zilog, EZ80F93AZ020EC00TR Datasheet - Page 54

IC ACCLAIM MCU 64KB 100LQFP

EZ80F93AZ020EC00TR

Manufacturer Part Number
EZ80F93AZ020EC00TR
Description
IC ACCLAIM MCU 64KB 100LQFP
Manufacturer
Zilog
Series
eZ80® Acclaim!®r
Datasheets

Specifications of EZ80F93AZ020EC00TR

Core Processor
Z8
Core Size
8-Bit
Speed
20MHz
Connectivity
I²C, IrDA, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, WDT
Number Of I /o
24
Program Memory Size
64KB (64K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 105°C
Package / Case
100-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Data Converters
-
Other names
EZ80F93AZ020EC00T

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EZ80F93AZ020EC00TR
Manufacturer:
Zilog
Quantity:
10 000
Table 12. Vectored Interrupt Operation (Continued)
PS015313-0508
Memory
Mode
Z80
ADL Mode
®
Mode 0
Nonmaskable Interrupts
ADL
Bit
1
An active Low input on the NMI pin generates an interrupt request to the CPU. This non-
maskable interrupt is always serviced by the CPU regardless of the state of the Interrupt
Enable flags (IEF1 and IEF2). The nonmaskable interrupt is prioritized higher than all
maskable interrupts. The response of the CPU to a nonmaskable interrupt is described in
detail in the eZ80
MADL
Bit
1
1
Operation
Read the LSB of the interrupt vector placed on the internal vectored
interrupt bus, IVECT[7:0], bus by the interrupting peripheral.
Read the LSB of the interrupt vector placed on the internal vectored
interrupt bus, IVECT [7:0], by the interrupting peripheral.
IEF1
IEF2
The Starting Program Counter is effectively {MBASE, PC[15:0]}
Push the 2-byte return address, PC[15:0], onto the SPL stack
Push a 00h byte onto the SPL stack to indicate an interrupt from Z80
mode (because ADL = 0)
Set the ADL mode bit to 1
The interrupt vector address is located at {00h, I[7:0], IVECT[7:0]}
PC[15:0]
The ending Program Counter is {00h, PC[15:0]}
The interrupt service routine must end with RETI.L
IEF1
IEF2
The Starting Program Counter is PC[23:0]
Push the 3-byte return address, PC[23:0], onto the SPL stack
Push a 01h byte onto the SPL stack to indicate a restart from ADL mode
(because ADL = 1)
The ADL mode bit remains set to 1
The interrupt vector address is located at {00h, I[7:0], IVECT[7:0]}
PC[15:0]
The ending Program Counter is {00h, PC[15:0]}
The interrupt service routine must end with RETI.L
®
CPU User Manual (UM0077).
0
0
0
0
({00h, I[7:0], IVECT[7:0]})
({00h, I[7:0], IVECT[7:0]})
Product Specification
eZ80F92/eZ80F93
Interrupt Controller
®
47

Related parts for EZ80F93AZ020EC00TR