W90N740CDG Nuvoton Technology Corporation of America, W90N740CDG Datasheet - Page 126

no-image

W90N740CDG

Manufacturer Part Number
W90N740CDG
Description
IC MCU ARM7 TDMI 176-LQFP
Manufacturer
Nuvoton Technology Corporation of America
Series
W90r
Datasheet

Specifications of W90N740CDG

Core Processor
ARM7
Core Size
16/32-Bit
Speed
80MHz
Connectivity
EBI/EMI, Ethernet, UART/USART, USB
Peripherals
DMA, POR, WDT
Number Of I /o
21
Program Memory Type
ROMless
Ram Size
10K x 8
Voltage - Supply (vcc/vdd)
1.62 V ~ 3.6 V
Oscillator Type
External
Operating Temperature
0°C ~ 70°C
Package / Case
176-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
W90N740CDG
Manufacturer:
Winbond
Quantity:
1 000
Part Number:
W90N740CDG
Manufacturer:
Winbond
Quantity:
9 470
Part Number:
W90N740CDG
Manufacturer:
Winbond
Quantity:
12 388
Part Number:
W90N740CDG
Manufacturer:
NUVOTON30
Quantity:
60
Part Number:
W90N740CDG
Manufacturer:
WINBOND
Quantity:
3 546
Part Number:
W90N740CDG
Manufacturer:
Nuvoton Technology Corporation of America
Quantity:
10 000
Part Number:
W90N740CDG
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Company:
Part Number:
W90N740CDG
Quantity:
130
Host Controller Revision Register (HcRevision)
Host Controller Control Register (HcControl)
Register: HcRevision
Register: HcControl
BITS
BITS
31-8
7-0
1-0
2
3
4
5
REGISTER
REGISTER
HcRevision
HcControl
RESET
RESET
10h
0h
00b
0b
0b
0b
0b
0xFFF0.5000
0xFFF0.5004
ADDRESS
ADDRESS
R/W
R/W
R
R/W
R/W
R/W
R/W
R/W
-
Revision
Indicates the Open HCI Specification revision number implemented by
the Hardware. Host Controller supports 1.1 specification.
(X.Y = XYh)
Reserved. Read/Write 0's
ControlBulkServiceRatio
Specifies the number of Control Endpoints serviced for every Bulk
Endpoint. Encoding is N-1 where N is the number of Control Endpoints
(i.e. ‘00’ = 1 Control Endpoint; ‘11’ = 3 Control Endpoints)
PeriodicListEnable
When set, this bit enables processing of the Periodic (interrupt and
isochronous) list. The Host Controller checks this bit prior to attempting
any periodic transfers in a frame.
IsochronousEnable
When clear, this bit disables the Isochronous List when the Periodic List
is enabled (so Interrupt EDs may be serviced). While processing the
Periodic List, the Host Controller will check this bit when it finds an
isochronous ED.
ControlListEnable
When set this bit enables processing of the Control list.
BulkListEnable
When set this bit enables processing of the Bulk list.
R/W Host Controller Control Register
R/W
R/W
R
Host Controller Revision Register
- 123 -
W90N740CD/W90N740CDG
DESCRIPTION
DESCRIPTION
DESCRIPTION
DESCRIPTION
Publication Release Date: Aug. 18, 2005
0x0000.0010
0x0000.0000
VALUE
RESET
VALUE
RESET
Revision A6

Related parts for W90N740CDG