HD6417020SVX12I Renesas Electronics America, HD6417020SVX12I Datasheet - Page 411

• Manufacturer Part Number: HD6417020SVX12I
• Description: IC SUPERH MPU ROMLESS 100TQFP
• Manufacturer: Renesas Electronics America
• Series: SuperH® SH7020r

Specifications of HD6417020SVX12I

• Core Processor: SH-1
• Core Size: 32-Bit
• Speed: 12.5MHz
• Connectivity: EBI/EMI, SCI
• Peripherals: DMA, POR, PWM, WDT
• Number Of I /o: 32
• Program Memory Type: ROMless
• Ram Size: 1K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 5.5 V
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 100-TQFP, 100-VQFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Program Memory Size: -
• Data Converters: -

13.4
The SCI has four interrupt sources in each channel: transmit-end (TEI), receive-error (ERI),
receive-data-full (RXI), and transmit-data-empty (TXI). Table 13.12 lists the interrupt sources and
indicates their priority. These interrupts can be enabled and disabled by the TIE, RIE, and TEIE
bits in the serial control register (SCR). Each interrupt request is sent separately to the interrupt
controller.
TXI is requested when the TDRE bit in the SSR is set to 1. TXI can start the direct memory access
controller (DMAC) to transfer data. TDRE is automatically cleared to 0 when the DMAC executes
the data transfer to the transmit data register (TDR).
RXI is requested when the RDRF bit in the SSR is set to 1. RXI can start the DMAC to transfer
data. RDRF is automatically cleared to 0 when the DMAC executes the data transfer to the receive
data register (RDR). ERI is requested when the ORER, PER, or FER bit in the SSR is set to 1. ERI
cannot start the DMAC.
TEI is requested when the TEND bit in the SSR is set to 1. TEI cannot start the DMAC. A TXI
interrupt indicates that transmit data writing is enabled. A TEI interrupt indicates that the transmit
operation is complete.
Table 13.12
Interrupt Source
ERI
RXI
TXI
TEND
13.5
Note the following points when using the SCI.
TDR Write and TDRE Flags: The TDRE bit in the serial status register (SSR) is a status flag
indicating loading of transmit data from the TDR into the TSR. The SCI sets TDRE to 1 when it
transfers data from the TDR to the TSR. If new data is written in the TDR when TDRE is 0, the
old data stored in the TDR will be lost because these data have not yet been transferred to the
TSR. Before writing transmit data to the TDR, be sure to check that TDRE is set to 1.
Simultaneous Multiple Receive Errors: Table 13.13 indicates the state of the SSR status flags
when multiple receive errors occur simultaneously. When an overrun error occurs, the RSR
contents cannot be transferred to the RDR, so receive data is lost.
RENESAS 394
SCI Interrupt Sources and the DMAC
Usage Notes
SCI Interrupt Sources
Description
Receive error (ORER, PER, or FER)
Receive data full (RDRF)
Transmit data empty (TDRE)
Transmit end (TEND)
DMAC Availability
No
Yes
Yes
No
Priority
High
Low