SAK-C868-1SG BA Infineon Technologies, SAK-C868-1SG BA Datasheet - Page 66
![no-image](/images/manufacturer_photos/0/3/327/infineon_technologies_sml.jpg)
SAK-C868-1SG BA
Manufacturer Part Number
SAK-C868-1SG BA
Description
IC MCU 8BIT 8KB ROM PDSO-28-1
Manufacturer
Infineon Technologies
Series
C5xx/C8xxr
Datasheet
1.SAK-C868-1SG_BA.pdf
(82 pages)
Specifications of SAK-C868-1SG BA
Core Processor
C800
Core Size
8-Bit
Speed
40MHz
Connectivity
UART/USART
Peripherals
Brown-out Detect/Reset, PWM, WDT
Number Of I /o
18
Program Memory Size
8KB (8K x 8)
Program Memory Type
RAM
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 5x8b
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
DSO-28
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Other names
SAKC8681SGBAXT
SP000014356
SP000014356
Table 15
Mode
Idle
Mode
Slow
Down
Mode
Software
Power
Down
mode
Data Sheet
Entering
ORL PCON,#01
In normal mode:
ORL PCON,#10
With idle mode:
ORL PCON,#11
With external wake-up
capability from power down
enabled
ORL PMCON0,#01
(to wake-up via pin INT0)
ORL PMCON0,#03
(to wake-up via pin RxD)
ORL PCON,#02
With external wake-up
capability from power down
disabled
ORL PCON,#02
Power Saving Modes Overview
or
H
H
H
H
H
H
H
66
Leaving by
Occurance of any
enabled interrupt
Hardware Reset
ANL PCON,#0EF
or Hardware Reset
Occurance of any
enabled interrupt to
exit idle mode and
the instruction
ANL PCON,#0EF
to terminate slow
down mode
Hardware Reset
Hardware Reset
When INT0 or RxD
goes low for at least
10 s (latch phase).
But it is desired that
the corresponding
pin must be held at
high level during the
power down mode
entry and up to the
wake-up.
Hardware Reset
H
H
Remarks
CPU clock is stopped;
CPU maintains its
data;
peripheral units are
active (if enabled) and
provided with clock
Internal clock rate is
reduced to a
configurable factor of
1
system clock rate
CPU clock is stopped;
CPU maintains all its
data;
Peripheral units are
active (if enabled) and
provided with a
configurable factor of
1
system clock rate
Oscillator is stopped;
Contents of on-chip
RAM and SFR’s are
maintained
/
/
2
2
to
to
1
1
/
/
32
32
V 1.0, 2003-05
of the
of the
C868