SAK-C868-1SR BA Infineon Technologies, SAK-C868-1SR BA Datasheet - Page 10
![no-image](/images/manufacturer_photos/0/3/327/infineon_technologies_sml.jpg)
SAK-C868-1SR BA
Manufacturer Part Number
SAK-C868-1SR BA
Description
IC MCU 8BIT 8KB RAM TSSOP-38-1
Manufacturer
Infineon Technologies
Series
C5xx/C8xxr
Datasheet
1.SAK-C868-1SG_BA.pdf
(82 pages)
Specifications of SAK-C868-1SR BA
Core Processor
C800
Core Size
8-Bit
Speed
40MHz
Connectivity
UART/USART
Peripherals
Brown-out Detect/Reset, PWM, WDT
Number Of I /o
18
Program Memory Size
8KB (8K x 8)
Program Memory Type
RAM
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 5x8b
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
38-TSSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Other names
SAKC8681SRBAXT
SP000014357
SP000014357
Table 1
Symbol
P3.0–
P3.7
V
V
AN4
AN3
RESET
ALE/BSL 4
V
V
*)I=Input
O=Output
Data Sheet
AREF
AGND
SSP
DDP
Pin Numbers
P-
DSO-
28
2,3,23,
24,1,
22,5,6
2
3
23
24
1
22
5
6
19
18
21
20
7
14
13
Pin Definitions and Functions
P-
TSSOP-
38
32,33,25,
26,31,24,
36,37
32
33
25
26
31
24
36
37
15
14
17
16
38
34
10
9
I/O*) Function
I/O
–
–
I
I
I
I/O
–
–
Port 3
is an 8-bit push-pull bidirectional I/O port. This port
also serves as alternate functions for the CCU6
functions. The functions are assigned to the pins of
port 3 as follows :
P3.0/COUT63 16 bit compare channel output
P3.1/CTRAP CCU trap input
P3.2/COUT62 Output of capture/compare ch 2
P3.3/CC62 Input/output of capture/compare ch 2
P3.4/COUT61 Output of capture/compare ch 1
P3.5/CC61 Input/output of capture/compare ch 1
P3.6/COUT60 Output of capture/compare ch 0
P3.7/CC60 Input/output of capture/compare ch 0
Reference voltage for the A/D converter.
Reference ground for the A/D converter.
Analog Input Channel 4
is input channel 4 to the ADC unit.
Analog Input Channel 3
is input channel 3 to the ADC unit.
RESET
A low level on this pin for two machine cycle while
the oscillator is running resets the device.
Address Latch Enable/Bootstrap Mode
A low level on this pin during reset allows the device
to go into the bootstrap mode. After reset, this pin
will output the address latch enable signal. The
ALE can be disabled by bit EALE in SFR
SYSCON0.
IO Ground (0V)
IO Power Supply (+3.3V)
10
V 1.0, 2003-05
C868