MCIMX31LCVMN4C Freescale Semiconductor, MCIMX31LCVMN4C Datasheet - Page 27

• Manufacturer Part Number: MCIMX31LCVMN4C
• Description: IC MPU MAP I.MX31L 473-MAPBGA
• Manufacturer: Freescale Semiconductor
• Series: i.MX31r

Specifications of MCIMX31LCVMN4C

• Core Processor: ARM11
• Core Size: 32-Bit
• Speed: 400MHz
• Connectivity: 1-Wire, ATA, EBI/EMI, FIR, I²C, MMC/SD, PCMCIA, SIM, SPI, SSI, UART/USART, USB, USB OTG
• Peripherals: DMA, LCD, POR, PWM, WDT
• Program Memory Type: ROMless
• Ram Size: 16K x 8
• Voltage - Supply (vcc/vdd): 1.22 V ~ 3.3 V
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 473-MAPBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of I /o: -
• Eeprom Size: -
• Program Memory Size: -
• Data Converters: -

1
2. Make ton and toff big enough to avoid bus contention
Freescale Semiconductor
There is a special timing requirement in the ATA host that requires the internal DIOW to go only high 3 clocks after the last
active edge on the DSTROBE signal. The equation given on this line tries to capture this constraint.
Parameter
tdzfs
ATA
tenv
tzah
tack
tcyc
tcvh
tmli
tds
tdh
trp
—
—
Parameter
Figure
Figure
Figure 16
from
tmli1
tdzfs
tds1
tdh1
tzah
tack
tenv
tx1
tcvh
tc1
ton
toff
trp
Figure 16. UDMA In Device Terminates Transfer Timing Diagram
1
14,
15,
tack (min) = (time_ack * T) – (tskew1 + tskew2)
tenv (min) = (time_env * T) – (tskew1 + tskew2)
tenv (max) = (time_env * T) + (tskew1 + tskew2)
tds – (tskew3) – ti_ds > 0
tdh – (tskew3) – ti_dh > 0
(tcyc – tskew) > T
trp (min) = time_rp * T – (tskew1 + tskew2 + tskew6)
(time_rp * T) – (tco + tsu + 3T + 2 *tbuf + 2*tcable2) > trfs (drive)
tmli1 (min) = (time_mlix + 0.4) * T
tzah (min) = (time_zah + 0.4) * T
tdzfs = (time_dzfs * T) – (tskew1 + tskew2)
tcvh = (time_cvh *T) – (tskew1 + tskew2)
ton = time_on * T – tskew1
toff = time_off * T – tskew1
Table 25. UDMA In Burst Timing Parameters
MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3
Description
Electrical Characteristics
should be low enough
Controlling Variable
tskew3, ti_ds, ti_dh
T big enough
time_dzfs
time_mlix
time_ack
time_env
time_zah
time_cvh
time_rp
time_rp
—
27