MCIMX31LVKN5 Freescale Semiconductor, MCIMX31LVKN5 Datasheet - Page 19

IC MPU MAP I.MX31L 457-MAPBGA

MCIMX31LVKN5

Manufacturer Part Number
MCIMX31LVKN5
Description
IC MPU MAP I.MX31L 457-MAPBGA
Manufacturer
Freescale Semiconductor
Series
i.MX31r
Datasheet

Specifications of MCIMX31LVKN5

Core Processor
ARM11
Core Size
32-Bit
Speed
532MHz
Connectivity
1-Wire, ATA, EBI/EMI, FIR, I²C, MMC/SD, PCMCIA, SIM, SPI, SSI, UART/USART, USB, USB OTG
Peripherals
DMA, LCD, POR, PWM, WDT
Program Memory Type
ROMless
Ram Size
16K x 8
Voltage - Supply (vcc/vdd)
1.22 V ~ 3.3 V
Oscillator Type
External
Operating Temperature
0°C ~ 70°C
Package / Case
457-MAPBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of I /o
-
Eeprom Size
-
Program Memory Size
-
Data Converters
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCIMX31LVKN5
Manufacturer:
ADI
Quantity:
9 710
Part Number:
MCIMX31LVKN5
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX31LVKN5B
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX31LVKN5BR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX31LVKN5C
Manufacturer:
FREESCALE
Quantity:
1 831
Part Number:
MCIMX31LVKN5C
Manufacturer:
FREESCALE
Quantity:
748
Part Number:
MCIMX31LVKN5C
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX31LVKN5C
Manufacturer:
FREESCALE
Quantity:
10 000
Part Number:
MCIMX31LVKN5C
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MCIMX31LVKN5R2
Manufacturer:
IBM
Quantity:
284
Part Number:
MCIMX31LVKN5R2
Manufacturer:
FREESCALE
Quantity:
20 000
4.2
Any MCIMX31 board design must comply with the power-up and power-down sequence guidelines as
described in this section to guarantee reliable operation of the device. Any deviation from these sequences
may result in any or all of the following situations:
4.2.1
The Power On Reset (POR) pin must be kept asserted (low) throughout the power up sequence. Power up
logic must guarantee that all power sources reach their target values prior to the release (de-assertion) of
POR.
show the power-up sequence for silicon Revision 2.0.
Freescale Semiconductor
Figure 2
Cause excessive current during power up phase
Prevent the device from booting
Cause irreversible damage to the MCIMX31 (worst-case scenario)
Supply Power-Up/Power-Down Requirements and Restrictions
Powering Up
shows the power-up sequence for silicon Revisions 1.2 and previous.
Stages need to be performed in the order shown; however, within each stage,
supplies can be powered up in any order. For example, supplies IOQVDD,
NVCC1, and NVCC3 through NVCC10 do not need to be powered up in the
order shown.
NVCC6 and NVCC9 must be at the same voltage potential. These supplies
are connected together on-chip to optimize ESD damage immunity.
MCIMX31/MCIMX31L Technical Data, Rev. 4.1
CAUTION
NOTE
Electrical Characteristics
Figure 3
and
Figure 4
19

Related parts for MCIMX31LVKN5