MCIMX31LVKN5 Freescale Semiconductor, MCIMX31LVKN5 Datasheet - Page 41

IC MPU MAP I.MX31L 457-MAPBGA

MCIMX31LVKN5

Manufacturer Part Number
MCIMX31LVKN5
Description
IC MPU MAP I.MX31L 457-MAPBGA
Manufacturer
Freescale Semiconductor
Series
i.MX31r
Datasheet

Specifications of MCIMX31LVKN5

Core Processor
ARM11
Core Size
32-Bit
Speed
532MHz
Connectivity
1-Wire, ATA, EBI/EMI, FIR, I²C, MMC/SD, PCMCIA, SIM, SPI, SSI, UART/USART, USB, USB OTG
Peripherals
DMA, LCD, POR, PWM, WDT
Program Memory Type
ROMless
Ram Size
16K x 8
Voltage - Supply (vcc/vdd)
1.22 V ~ 3.3 V
Oscillator Type
External
Operating Temperature
0°C ~ 70°C
Package / Case
457-MAPBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of I /o
-
Eeprom Size
-
Program Memory Size
-
Data Converters
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCIMX31LVKN5
Manufacturer:
ADI
Quantity:
9 710
Part Number:
MCIMX31LVKN5
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX31LVKN5B
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX31LVKN5BR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX31LVKN5C
Manufacturer:
FREESCALE
Quantity:
1 831
Part Number:
MCIMX31LVKN5C
Manufacturer:
FREESCALE
Quantity:
748
Part Number:
MCIMX31LVKN5C
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX31LVKN5C
Manufacturer:
FREESCALE
Quantity:
10 000
Part Number:
MCIMX31LVKN5C
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MCIMX31LVKN5R2
Manufacturer:
IBM
Quantity:
284
Part Number:
MCIMX31LVKN5R2
Manufacturer:
FREESCALE
Quantity:
20 000
4.3.9.2
All WEIM output control signals may be asserted and deasserted by internal clock related to BCLK rising
edge or falling edge according to corresponding assertion/negation control fields. Address always begins
related to BCLK falling edge but may be ended both on rising and falling edge in muxed mode according
to control register configuration. Output data begins related to BCLK rising edge except in muxed mode
where both rising and falling edge may be used according to control register configuration. Input data,
ECB and DTACK all captured according to BCLK rising edge time.
WEIM module, and
Freescale Semiconductor
Wireless External Interface Module (WEIM)
High is defined as 80% of signal value and low is defined as 20% of signal
value.
Timing for HCLK is 133 MHz and internal NFC clock (flash clock) is
approximately 33 MHz (30 ns). All timings are listed according to this NFC
clock frequency (multiples of NFC clock phases), except NF16 and NF17,
which are not NFC clock related.
Table 33
lists the timing parameters.
MCIMX31/MCIMX31L Technical Data, Rev. 4.1
NOTE
Figure 27
depicts the timing of the
Electrical Characteristics
41

Related parts for MCIMX31LVKN5