TDA5221 Infineon Technologies, TDA5221 Datasheet
TDA5221
Specifications of TDA5221
TDA5221
TDA5221INTR
TDA5221XT
Available stocks
Related parts for TDA5221
TDA5221 Summary of contents
Page 1
P rel imin ecif ica t ion , Oct TDA 5221 ASK Sin gle Co nve rsio n Re ceiver Ver ...
Page 2
... Infineon Technologies Office. Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies failure of such components can reasonably be expected to cause the failure of that life-support device or system affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body support and/or maintain and sustain and/or protect human life ...
Page 3
P rel imin ecif ica t ion , Oct TDA 5221 ASK Sin gle Co nve rsio n Re ceiver Ver ...
Page 4
TDA 5221 Revision History: Previous Version: Page Subjects (major changes since last revision) We Listen to Your Comments Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously ...
Page 5
Table of Contents 1 Product Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 6
Product Description 1.1 Overview The very low power consumption single chip FSK/ASK Superheterodyne Receiver (SHR) for the frequency band 300 to 340 MHz. The IC offers a high level of integration and needs only a few ...
Page 7
Functional Description 2.1 Pin Configuration ...
Page 8
Pin Definition and Functions Table 1 Pin Defintion and Function Pin Symbol No. 1 CRST1 2 VCC 3 LNI Preliminary Specification Equivalent I/O Schematic 1 57uA TDA 5221 Functional Description Function External Crystal Connector 1 ...
Page 9
Pin Symbol No. 4 TAGC 5 AGND 6 LNO 7 VCC Preliminary Specification Equivalent I/O Schematic 4. 1. TDA 5221 Functional Description Function AGC Time Constant Control 3uA 1.4uA Analogue Ground Return LNA Output 5V 1k ...
Page 10
Pin Symbol No MIX 10 AGND 11 FSEL 12 IFO 13 DGND Preliminary Specification Equivalent I/O Schematic 2k 8 400uA 40k TDA 5221 Functional Description Function Mixer Input 1.7V 2k Complementary Mixer Input ...
Page 11
Pin Symbol No. 14 VDD 15 MSEL 16 SSEL 17 LIM 18 LIMX Preliminary Specification Equivalent I/O Schematic 40k 15 40k 16 2.4V 15k 17 330 18 15k 11 TDA 5221 Functional Description Function 5V Supply (PLL Counter Circuity) ASK/FSK ...
Page 12
Pin Symbol No. 19 SLP 20 SLN 21 OPP 22 FFB Preliminary Specification Equivalent I/O Schematic 100 3k 19 80µA 10k 20 200 21 100k 22 12 TDA 5221 Functional Description Function Data Slicer Positive Input 15uA Data Slicer Negative ...
Page 13
Pin Symbol No. 23 THRES 24 3VOUT 25 DATA 26 PDO Preliminary Specification Equivalent I/O Schematic 10k 23 24 20k 500 TDA 5221 Functional Description Function AGC Threshold Input 5uA 3V Reference Output 3.1V Data Output 40k ...
Page 14
Pin Symbol No. 27 PDWN 28 CRST2 Preliminary Specification Equivalent I/O Schematic 27 220k 220k 28 14 TDA 5221 Functional Description Function Power Down Input External Crystal Connector 2 4.15V 50uA V 1.1, 2004-10-20 ...
Page 15
Functional Block Diagram VCC LNO MI 6 LNI 3 RF LNA 4 TAGC VCC 14 DGND 13 2,7 5,10 VCC AGND Figure 2 Block Diagram 2.4 Functional Block Description 2.4.1 Low Noise Amplifier (LNA) The LNA is an on-chip ...
Page 16
Mixer The Double Balanced Mixer downconverts the input frequency (RF) in the range of 310- 350MHz to the intermediate frequency (IF) at 10.7MHz with a vol-tage gain of approximately 21dB by utilising either high- or low-side injection of the ...
Page 17
DC voltage that is directly proportional to the input signal level as can be seen in Figure 4. This signal is used to demodulate ASK- modulated receive signals in the subsequent baseband circuitry. The RSSI ...
Page 18
Sallen-Key low pass filter is formed. The selection of the capacitor values is described in Section 3.2. 2.4.8 Data Slicer The data slicer is a fast comparator with a bandwidth of 100 kHz. This allows for a maximum receive data ...
Page 19
Applications 3.1 Application Circuit > < Figure 3 LNA ...
Page 20
AGC and are used to charge an external capacitor which finally generates the LNA gain control voltage. 3 2.5 2 1.5 1 0.5 0 -120 -110 -100 Figure 4 RSSI Level and Permissive AGC Threshold Levels The switching point should ...
Page 21
Data Filter Design Utilising the on-board voltage follower and the two 100k on-chip resistors a 2nd order Sallen-Key low pass data filter can be constructed by adding 2 external capacitors between pins 19 (SLP) and 22 (FFB) and to ...
Page 22
Crystal Load Capacitance Calculation The value of the capacitor necessary to achieve that the crystal oscillator is operating at the intended frequency is determined by the reactive part of the negative resistance of the oscillator circuit as shown in ...
Page 23
MHz. In this case the local oscillator frequency is calculated by adding the IF frequency (10.7 MHz) to the RF frequency. In this case ...
Page 24
The time constant T of this circuit including also the internal resistors R A (see Figure 9) has to be significantly larger than the longest period of no signal change T within the data sequence order to keep ...
Page 25
... Data Slicer Threshold Generation Utilising the Peak Detector 3.6 ASK/FSK-Data Path Functional Description The TDA5221 is containing an ASK/FSK switch which can be controlled via Pin 15 (MSEL). This switch is actually consisting of 2 operational amplifiers that are having a gain case of the ASK amplifier and a gain case of the FSK amplifier in order to achieve an appropriate demodulation gain characteristic ...
Page 26
RSSI Gen (ASK signal) ASK/FSK Switch - FSK PLL Demodulator + + - 0.18 m V/kHz R F4 int typ 1.5 V......2.5 V 30k ASK m ode: v=1 FSK m ode: v=11 Figure 9 ASK/FSK mode datapath ...
Page 27
FSK frequencies should be chosen in the transmitter as the zero-symbol frequency. In the following figure the shape of the above mentioned bandpass is shown. gain (pin19) ...
Page 28
ASK Mode In case the receiver is operated in ASK mode the datapath frequency charactersitic is dominated by the data filter alone, thus it is lowpass shaped.The cutoff frequency is determined by the external capacitors C described in Section ...
Page 29
... In order to reduce the turn-on time in the presence of large values precharge circuit was included in the TDA5221 as shown in the following figure. C18 R4+R5=600k R4 U threshold 24 23 Uc>Us U2 20k +3.1V Figure 12 Principle of the precharge circuit This circuit charges the capacitor C13 with an inrush current I ...
Page 30
The voltage transient during the charging 2.4V Figure 13 Voltage appearing on C18 during precharging process The voltage appearing on the capacitor C13 connected to pin 20 is shown in the following figure. It can be ...
Page 31
Uc Us Figure 14 Voltage transient on capacitor C13 attached to pin example the choice of C18 = 22nF and C13 = 47nF yields = 0.44ms 0.71ms 0.53ms 3 This means ...
Page 32
Reference 4.1 Electrical Data 4.1.1 Absolute Maximum Ratings Attention: The maximum ratings may not be exceeded under any circumstances, not even momentarily and individually, as permanent damage to the IC may result. The AC/DC characteristic limits are not guaranteed. ...
Page 33
Parameter # 4 MI/X Input Frequency 5 3dB IF Frequency Range ASK FSK 6 Powerdown Mode On 7 Powerdown Mode Off 8 Gain Control Voltage, LNA high gain state 9 Gain Control Voltage, LNA low gain state Not part of ...
Page 34
Parameter # LNA Signal Input LNI (PIN 3 Average Power Level at BER = 2E-3 (Sensitivity) 2 Average Power Level at BER = 2E-3 (Sensitivity) FSK 3 Input impedance 315 MHz RF 4 Input level @ ...
Page 35
Parameter # rd 3 Input 3 order intercept point 315 MHz Signal Output LNO, V THRES 1 Gain f = 315 MHz RF 2 Output impedance 315 MHz RF 3 Voltage Gain Antenna to MI ...
Page 36
Parameter # isolation LIMITER Signal Input LIM/X (PINS 17/18) 1 Input Impedance 2 RSSI dynamic range 3 RSSI linearity 4 Operating frequency (3dB points) DATA FILTER 1 Useable bandwidth 2 RSSI Level at Data Filter Output ...
Page 37
Parameter # 1 Load current 2 Internal resistive load CRYSTAL OSCILLATOR Signals CRSTL 1, CRSTL 2 (PINS 1/28) 1 Operating frequency 2 Input Impedance ~ @ 10MHz 3 Serial Capacity ~ @ 10MHz ASK/FSK Signal Switch Signal MSEL (PIN 15) ...
Page 38
Parameter # 4 Start-up Time until valid IF signal is detected PLL DIVIDER Signal FSEL (PIN 11) 1 Overal divison ratio 32 2 Overal division ratio 32.25 3 Input bias current FSEL DATA-SLICER REFERENCE-LEVEL Signal SSEL (PIN 16), ASK-Mode 1 ...
Page 39
AC/DC Characteristics at T Currents flowing into the device are denoted as positive currents and vice versa. Table 10 AC/DC Characteristics with T Parameter # SUPPLY Supply Current 1 Supply current, standby mode 2 Supply current, device operating in ...
Page 40
Parameter # Signal Input LIM/X (PINS 17/18) 1 RSSI dynamic range 2 RSSI Level at Data Filter Output SLP -103dBm IN 3 RSSI Level at Data Filter Output SLP -30dBm IN DATA FILTER Slicer, Signal Output ...
Page 41
Parameter # 2 FSK Mode 3 Input bias current MSEL FSK DEMODULATOR 1 Demodulation Gain 2 Useable IF Bandwidth POWER DOWN MODE Signal PDWN (PIN 27) 1 Powerdown Mode On PWDN 2 Powerdown Mode Off PWDN 3 Start-up Time until ...
Page 42
Parameter # 2 Slicer-Reference is approx. 87% of the voltage at Pin 26 (PDO) 3 Input bias current SSEL Not part of the production test - either verified by design or measured in the Infineon Evalboard as described in Section ...
Page 43
Test Board Layouts Figure 16 Top Side of the Evaluation Board Figure 17 Bottom Side of the Evaluation Board Preliminary Specification 43 TDA 5221 Reference V 1.1, 2004-10-20 ...
Page 44
... Figure 18 Component Placement on the Evaluation Board 4.4 Bill of Materials The following components are necessary for evaluation of the TDA5221. Table 11 Bill of Materials (cont’d) Ref. Value C1 3.3pF C2 C3 6.8pF C4 100pF 100pF C8 C9 100pF C10 C11 C12 220pF Preliminary Specification 10pF 47nF 15nH ...
Page 45
... Ref. Value C13 C14 470pF C15 C16 C17 C18 C21 100nF IC1 TDA5221 10,209375 MHz Q2 SFE_10.7MA5-A R1 100k R4 240k R5 360k R6 S1 STL_2POL S2 SOL_JUMP S3 SOL_JUMP S6 SOL_JUMP X1 STL_2POL X2 A107-900A (1.6mm gold plated) X3 A107-900A (1.6mm gold plated) Please note that a capacitor has to be soldered in place L2 and an inductor in place C6. ...
Page 46
Package Outlines Figure 19 <Dev_Package1> Table 12 Order Information Type Ordering Code TDA 5221 Q67100-H2051 You can find all of our packages, sorts of packing and others in our Infineon Internet Page “Products”: http://www.infineon.com/products. SMD = Surface Mounted Device ...
Page 47
List of Tables Table 1 Pin Defintion and Function . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 48
List of Figures Figure 1 Pin Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 49
... Published by Infineon Technologies AG ...