AFS600-FGG256 Actel, AFS600-FGG256 Datasheet - Page 130

FPGA - Field Programmable Gate Array 600K System Gates

AFS600-FGG256

Manufacturer Part Number
AFS600-FGG256
Description
FPGA - Field Programmable Gate Array 600K System Gates
Manufacturer
Actel
Datasheet

Specifications of AFS600-FGG256

Processor Series
AFS600
Core
IP Core
Maximum Operating Frequency
1098.9 MHz
Number Of Programmable I/os
119
Data Ram Size
110592
Supply Voltage (max)
1.575 V
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Development Tools By Supplier
AFS-Eval-Kit, AFS-BRD600, FlashPro 3, FlashPro Lite, Silicon-Explorer II, Silicon-Sculptor 3, SI-EX-TCA
Mounting Style
SMD/SMT
Supply Voltage (min)
1.425 V
Number Of Gates
600 K
Package / Case
FPBGA-256
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AFS600-FGG256
Manufacturer:
Actel
Quantity:
135
Part Number:
AFS600-FGG256
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
AFS600-FGG256
Manufacturer:
ACTEL/爱特
Quantity:
20 000
Part Number:
AFS600-FGG256I
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
AFS600-FGG256K
Manufacturer:
Microsemi SoC
Quantity:
10 000
Device Architecture
2- 11 4
INL is the deviation of an actual transfer function from a straight line. After nullifying offset and gain
errors, the straight line is either a best-fit straight line or a line drawn between the end points of the
transfer function
Figure 2-89 • Integral Non-Linearity (INL)
In a binary number, the LSB is the least weighted bit in the group. Typically, the LSB is the furthest right
bit. For an ADC, the weight of an LSB equals the full-scale voltage range of the converter divided by 2
where N is the converter’s resolution.
EQ 22
An ADC has no missing codes if it produces all possible digital codes in response to a ramp signal
applied to the analog input.
Offset error indicates how well the actual transfer function matches the ideal transfer function at a single
point. For an ideal ADC, the first transition occurs at 0.5 LSB above zero. The offset voltage is measured
by applying an analog input such that the ADC outputs all zeroes and increases until the first transition
occurs
INL – Integral Non-Linearity
LSB – Least Significant Bit
No Missing Codes
Offset Error
shows the calculation for a 10-bit ADC with a unipolar full-scale voltage of 2.56 V:
(Figure
2-90).
(Figure
2-89).
1 LSB = (2.56 V / 2
Input Voltage to Prescaler
Ideal Output
R e visio n 1
INL = +0.5 LSB
10
) = 2.5 mV
Actual Output
INL = +1 LSB
EQ 22
N
,

Related parts for AFS600-FGG256