A54SX32A-PQ208 Actel, A54SX32A-PQ208 Datasheet - Page 10

no-image

A54SX32A-PQ208

Manufacturer Part Number
A54SX32A-PQ208
Description
FPGA - Field Programmable Gate Array 32K System Gates
Manufacturer
Actel
Datasheet

Specifications of A54SX32A-PQ208

Processor Series
A54SX32
Core
IP Core
Number Of Macrocells
1800
Maximum Operating Frequency
238 MHz
Number Of Programmable I/os
174
Delay Time
1.2 ns
Supply Voltage (max)
5.25 V
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Development Tools By Supplier
Silicon-Explorer II, Silicon-Sculptor 3, SI-EX-TCA
Mounting Style
SMD/SMT
Supply Voltage (min)
2.25 V
Number Of Gates
48 K
Package / Case
PQFP-208
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
A54SX32A-PQ208
Manufacturer:
ACTEL
Quantity:
1 400
Part Number:
A54SX32A-PQ208
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
A54SX32A-PQ208A
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
A54SX32A-PQ208I
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
A54SX32A-PQ208I
Manufacturer:
ACTEL/爱特
Quantity:
20 000
In addition, designs that previously would have required
a gate array to meet performance goals can now be
integrated into a HiRel SX-A device with dramatic
improvements in cost and time-to-market. Using timing-
driven place-and-route tools, designers can achieve
highly deterministic device performance. With HiRel SX-A
devices, designers do not need to use complicated
performance-enhancing design techniques, such as
redundant logic to reduce fanout on critical nets or the
instantiation of macros in HDL code to achieve high
performance.
I/O Modules
Each I/O on a HiRel SX-A device can be configured as an
input, an output, a tristate output, or a bidirectional pin.
Mixed I/O standards are allowed, and can be set on an
individual basis. Even without the inclusion of dedicated I/O
registers, these I/Os, in combination with array registers,
can achieve clock-to-output-pad timing as fast as 4.1 ns.
In most FPGAs, I/O cells that have embedded latches and
flip-flops require instantiation in HDL code; this is a
design complication not encountered in HiRel SX-A
FPGAs. Fast pin-to-pin timing ensures the device will
have little trouble interfacing with any other device in
the system, which in turn enables parallel design of
Table 1-2 •
Table 1-3 •
1 -6
Function
Two Input Buffer Threshold Selections
Flexible Output Driver
Output Buffer
Power-Up
TTL, LVTTL
3.3 V PCI
5 V PCI
HiRel SX-A Family FPGAs
I/O Features
I/O Characteristics for All I/O Configurations
Hot-Swappable
Yes
Yes
No
Hot-Swap Capability (3.3 V PCI is not hot-swappable)
Selectable on an individual I/O basis
Individually selectable slew rate, high-slew or low-slew (the default is high slew rate). The slew
is only affected on the falling edge of an output. No slew is changed on the rising edge of the
output or any inputs.
Individually selectable pull-ups and pull-downs during power-up (default is to power-up
tristate)
Enables deterministic power-up of device
V
CCA
5 V: PCI, TTL
3.3 V: PCI, LVTTL
5 V: PCI, TTL
3.3 V: PCI, LVTTL
I/O on an unpowered device does not sink current
Can be used for cold sparing
and V
CCI
Yes. Affects falling edge outputs only.
can be powered in any order
No. High slew rate only.
No. High slew rate only.
Slew Rate Control
v2.0
system components and reduces overall design time. All
unused I/Os are configured as tristate outputs by the
Designer software. Each I/O module has an available
power-up resistor of approximately 50 kΩ that can
configure the I/O to a known state during power-up. Just
slightly before V
disabled so the I/Os will behave normally. For more
information about the power-up resistors, see the Actel
application note
Swap and Cold-Sparing
Table 1-3
HiRel SX-A inputs should be driven by high-speed push-
pull devices with a low resistance pull-up device. If the
input voltage is greater than V
device is not used, the high-resistance pull-up of the
driver and the internal circuitry of the HiRel SX-A I/O,
may create a voltage divider. This voltage divider could
pull the input voltage below specification for some
devices connected to the driver. A logic '1' may not be
correctly presented in this case. For example, if an open
drain driver is used with a pull-up resistor to 5 V to
provide the logic '1' input, and V
HiRel SX-A device, the input signal may be pulled down
by the HiRel SX-A input.
for more information on I/O features.
Description
Actel SX-A and RT54SX-S Devices in Hot-
CCA
reaches 2.5 V, the resistors are
Applications. See
Power-Up Resistor Pull
Pull-up or pull-down
Pull-up or pull-down
Pull-up or pull-down
CCI
CCI
and a fast push-pull
is set to 3.3 V on the
Table 1-2
and

Related parts for A54SX32A-PQ208