SAK-C164CI-8EM Infineon Technologies, SAK-C164CI-8EM Datasheet - Page 62
![16BIT MCU, 64K OTP, 4K RAM, CAN, 20MHZ](/photos/19/7/190708/ge80mqfp05-40_sml.jpg)
SAK-C164CI-8EM
Manufacturer Part Number
SAK-C164CI-8EM
Description
16BIT MCU, 64K OTP, 4K RAM, CAN, 20MHZ
Manufacturer
Infineon Technologies
Datasheet
1.SAK-C164CI-8EM.pdf
(79 pages)
Specifications of SAK-C164CI-8EM
No. Of I/o's
59
Ram Memory Size
2KB
Cpu Speed
20MHz
No. Of Timers
5
Digital Ic Case Style
MQFP
Supply Voltage
RoHS Compliant
Core Size
16bit
Program Memory Size
64KB
Oscillator Type
External, Internal
Controller Family/series
C164CI
Rohs Compliant
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SAK-C164CI-8EM
Manufacturer:
SIEMENS
Quantity:
3 790
Company:
Part Number:
SAK-C164CI-8EM
Manufacturer:
Infineon
Quantity:
650
Part Number:
SAK-C164CI-8EM
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Company:
Part Number:
SAK-C164CI-8EM CB
Manufacturer:
Infineon
Quantity:
1 189
Company:
Part Number:
SAK-C164CI-8EM CB
Manufacturer:
Infineon Technologies
Quantity:
10 000
Company:
Part Number:
SAK-C164CI-8EM DB
Manufacturer:
Infineon Technologies
Quantity:
10 000
Company:
Part Number:
SAK-C164CI-8EMES-BC
Manufacturer:
SIEMENS
Quantity:
95
Memory Cycle Variables
The timing tables below use three variables which are derived from the BUSCONx
registers and represent the special characteristics of the programmed memory cycle.
The following table describes, how these variables are to be computed.
Table 15
Description
ALE Extension
Memory Cycle Time Waitstates
Memory Tristate Time
Note: Please respect the maximum operating frequency of the respective derivative.
AC Characteristics
Multiplexed Bus
(Operating Conditions apply)
ALE cycle time = 6 TCL + 2
Parameter
ALE high time
Address setup to ALE
Address hold after ALE
ALE falling edge to RD,
WR (with RW-delay)
ALE falling edge to RD,
WR (no RW-delay)
Address float after RD,
WR (with RW-delay)
Address float after RD,
WR (no RW-delay)
RD, WR low time
(with RW-delay)
Data Sheet
Memory Cycle Variables
t
Symbol
t
t
t
t
t
t
t
t
A
5
6
7
8
9
10
11
12
+
t
CC 10 +
CC 4 +
CC 10 +
CC 10 +
CC -10 +
CC –
CC –
CC 30 +
C
+
Symbol
t
t
t
A
C
F
t
F
min.
Max. CPU Clock
(120 ns at 25 MHz CPU clock without waitstates)
t
= 25 MHz
A
t
t
t
t
58
A
A
A
C
t
A
Values
TCL × <ALECTL>
2TCL × (15 - <MCTC>)
2TCL × (1 - <MTTC>)
max.
–
–
–
–
–
6
26
–
1 / 2TCL = 1 to 25 MHz
min.
TCL - 10
+
TCL - 16
+
TCL - 10
+
TCL - 10
+
-10 +
–
–
2TCL - 10
+
Variable CPU Clock
t
t
t
t
t
A
A
A
A
C
t
A
max.
–
–
–
–
–
6
TCL + 6
–
C164CL/SL
V2.0, 2001-05
C164CI/SI
Unit
ns
ns
ns
ns
ns
ns
ns
ns