LSM303DLHTR STMicroelectronics, LSM303DLHTR Datasheet - Page 29

IC ACCELEROMETER 3AXIS 3D 28LGA

LSM303DLHTR

Manufacturer Part Number
LSM303DLHTR
Description
IC ACCELEROMETER 3AXIS 3D 28LGA
Manufacturer
STMicroelectronics
Datasheet

Specifications of LSM303DLHTR

Output Type
Digital - I²C
Sensor Type
Accelerometer and Magnetometer
Sensing Axis
Triple
Acceleration
2 g, 4 g, 8 g
Sensitivity
1 mg/digit, 2 mg/digit, 3.9 mg/digit
Package / Case
LGA-28L
Digital Output - Number Of Bits
16 bit
Supply Voltage (max)
3.3 V
Supply Voltage (min)
2.5 V
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 30 C
Digital Output - Bus Interface
I2C
For Use With
497-10689 - BOARD ADAPTER LSM303DLH DIL24
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
497-10765-2
LSM303DLHTR

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LSM303DLHTR
Manufacturer:
ST
Quantity:
8 295
Part Number:
LSM303DLHTR
Manufacturer:
ST
Quantity:
8 000
Company:
Part Number:
LSM303DLHTR
Quantity:
9
Part Number:
LSM303DLHTR-SMJ
Manufacturer:
ST
Quantity:
8 305
LSM303DLH
9
9.1
9.1.1
Registers description
The device contains a set of registers which are used to control its behavior and to retrieve
acceleration data. The register address, composed of 7 bits, is used to identify them and to
write the data through the serial interface.
Linear acceleration register
For linear acceleration sensors, the default (factory) 7-bit slave address is 001100xb.
CTRL_REG1_A (20h)
Table 18.
Table 19.
PM bits allow selection between power-down and two operating active modes. The device is
in power-down mode when the PD bits are set to “000” (default value after boot).
shows all the possible power mode configurations and respective output data rates. Output
data in the low-power modes are computed with a low-pass filter cut-off frequency defined
by DR1, DR0 bits.
DR bits, in the normal-mode operation, select the data rate at which acceleration samples
are produced. In low-power mode they define the output data resolution.
the possible configurations for the DR1 and DR0 bits.
Table 20.
PM2 - PM0
DR1, DR0
Zen
Yen
Xen
PM2
PM2
0
0
CTRL_REG1_A register
CTRL_REG1_A description
Power mode and low-power output data rate configurations
PM1
PM1
Power mode selection. Default value: 000
(000: Power-down; Others: refer to
Data rate selection. Default value: 00
(00:50 Hz; others: refer to
Z axis enable. Default value: 1
(0: Z axis disabled; 1: Z axis enabled)
Y axis enable. Default value: 1
(0: Y axis disabled; 1: Y axis enabled)
X axis enable. Default value: 1
(0: X axis disabled; 1: X axis enabled)
0
0
PM0
PM0
0
1
Doc ID 16941 Rev 1
DR1
Power mode selection
Table
Normal mode
Power-down
21)
Table
DR0
20)
Zen
Output data rate [Hz]
Registers description
Yen
Table 21
ODR
ODR
--
LP
Table 20
shows all
Xen
29/47

Related parts for LSM303DLHTR