ADUC7061BCPZ32 Analog Devices Inc, ADUC7061BCPZ32 Datasheet - Page 81

DUAL 24-BIT AFE AND ARM 7 I.C

ADUC7061BCPZ32

Manufacturer Part Number
ADUC7061BCPZ32
Description
DUAL 24-BIT AFE AND ARM 7 I.C
Manufacturer
Analog Devices Inc
Series
MicroConverter® ADuC7xxxr
Datasheet

Specifications of ADUC7061BCPZ32

Design Resources
USB Based Temperature Monitor Using ADuC7061 and an External RTD (CN0075) 4 mA-to-20 mA Loop-Powered Temperature Monitor Using ADuC7060/1 (CN0145)
Core Processor
ARM7
Core Size
16/32-Bit
Speed
10MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
POR, PWM, Temp Sensor, WDT
Number Of I /o
8
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
2.375 V ~ 2.625 V
Data Converters
A/D 5x24b, 8x24b, D/A 1x14b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
32-LFCSP
Package
32LFCSP EP
Device Core
ARM7TDMI
Family Name
ADuC7xxx
Maximum Speed
10.24 MHz
Operating Supply Voltage
2.5 V
Data Bus Width
16|32 Bit
Number Of Programmable I/os
14
Interface Type
I2C/SPI/UART
On-chip Adc
2(4-chx24-bit)
Number Of Timers
4
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADUC7061BCPZ32
Manufacturer:
AD
Quantity:
3 100
Part Number:
ADUC7061BCPZ32
Manufacturer:
ADI
Quantity:
538
Part Number:
ADUC7061BCPZ32
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Table 89. COMCON0 MMR Bit Designations
Bit
7
6
5
4
3
2
1:0
Name
DLAB
BRK
SP
EPS
PEN
Stop
WLS
Description
Divisor latch access.
Set by user to enable access to the COMDIV0 and COMDIV1 registers.
Cleared by user to disable access to COMDIV0 and COMDIV1 and enable access to COMRX,
COMTX, and COMIEN0.
Set break.
Set by user to force transmit to 0.
Cleared to operate in normal mode.
Stick parity. Set by user to force parity to defined values.
1 if EPS = 1 and PEN = 1.
0 if EPS = 0 and PEN = 1.
Even parity select bit.
Set for even parity.
Cleared for odd parity.
Parity enable bit.
Set by user to transmit and check the parity bit.
Cleared by user for no parity transmission or checking.
Stop bit.
Set by user to transmit 1.5 stop bits if the word length is 5 bits, or 2 stop bits if the word length is 6
bits, 7 bits, or 8 bits. The receiver checks the first stop bit only, regardless of the number of stop bits
selected.
Cleared by user to generate one stop bit in the transmitted data.
Word length select.
[00] = 5 bits.
[01] = 6 bits.
[10] = 7 bits.
[11] = 8 bits.
Rev. B | Page 81 of 108
ADuC7060/ADuC7061

Related parts for ADUC7061BCPZ32