LAN8187-JT SMSC, LAN8187-JT Datasheet - Page 47

Ethernet ICs HiPerfrm Ethrnt PHY

LAN8187-JT

Manufacturer Part Number
LAN8187-JT
Description
Ethernet ICs HiPerfrm Ethrnt PHY
Manufacturer
SMSC
Type
MII/RMII Ethernet Transceiverr
Datasheet

Specifications of LAN8187-JT

Ethernet Connection Type
10 Base-T, 100 Base-TX
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Product
Ethernet Transceivers
Number Of Transceivers
1
Standard Supported
802.3ab
Data Rate
10 MB, 100 MB
Supply Voltage (max)
3.3 V
Supply Voltage (min)
1.8 V
Supply Current (max)
39 mA, 81.6 mA
Maximum Operating Temperature
+ 70 C
Package / Case
TQFP-64
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN8187-JT
Manufacturer:
Standard
Quantity:
1 040
Part Number:
LAN8187-JT
Manufacturer:
STM
Quantity:
5 362
Part Number:
LAN8187-JT
Manufacturer:
SMSC
Quantity:
20 000
Company:
Part Number:
LAN8187-JT
Quantity:
114
±15kV ESD Protected MII/RMII 10/100 Ethernet Transceiver with HP Auto-MDIX & flexPWR
Datasheet
SMSC LAN8187/LAN8187i
ADDRESS
ADDRESS
ADDRESS
26.15:0
27.10:5
28.15:0
27.3:0
27.15
27.14
27.13
27.12
27:11
27.4
AMDIX_ENABLE
AMDIXIOCTRL
Sym_Err_Cnt
CH_SELECT
Reserved
Reserved
Reserved
Reserved
SQEOFF
NAME
NAME
NAME
XPOL
Table 5.42 Register 28 - Special Internal Testability Controls
Table 5.41 Register 27 - Special Control/Status Indications
Table 5.40 Register 26 - Symbol Error Counter
100Base-TX receiver-based error register that
increments when an invalid code symbol is received
including IDLE symbols. The counter is incremented
only once per packet, even when the received packet
contains more than one symbol error. The 16-bit
register counts up to 65,536 (2
if incremented beyond that value. This register is
cleared on reset, but is not cleared by reading the
register. It does not increment in 10Base-T mode.
Enables the external AMDIX and CH_SELECT pins
0 - External pins AMDIX_EN and CH_SELECT control
1 - Internal bits 27.14 and 27.13 control the AMDIX.
Note:
HP Auto-MDIX control
0 - Auto-MDIX disabled (use 27.13 to control channel)
1 - Auto-MDIX enable
Note:
Manual Channel Select
0 - MDI -TX transmits RX receives
1 - MDIX -TX receives RX transmits
Note:
Write as 0. Ignore on read.
Disable the SQE (Signal Quality Error) test
(Heartbeat):
0 - SQE test is enabled.
1 - SQE test is disabled.
Write as 0. Ignore on read.
Polarity state of the 10Base-T:
0 - Normal polarity
1 - Reversed polarity
Reserved
Do not write to this register. Ignore on read.
the AMDIX.
Please see
on page 30
This bit can only be used if 27.15 is a 1.
This bit can only be used if 27.15 is a 1 and
27.14 is a 0.
DATASHEET
DESCRIPTION
DESCRIPTION
DESCRIPTION
47
Table 4.3, “Auto-MDIX Control,”
®
Technology
16
) and rolls over to 0
MODE
MODE
MODE
NASR
RW,
RW
RW
RW
RW
RW
Revision 1.7 (03-04-11)
RO
RO
RW
RO
DEFAULT
DEFAULT
DEFAULT
000000
XXXXb
N/A
0
0
0
0
0
0
0

Related parts for LAN8187-JT