NH82801ERSL8WB Intel, NH82801ERSL8WB Datasheet - Page 199
NH82801ERSL8WB
Manufacturer Part Number
NH82801ERSL8WB
Description
Manufacturer
Intel
Datasheet
1.NH82801ERSL8WB.pdf
(671 pages)
Specifications of NH82801ERSL8WB
Lead Free Status / RoHS Status
Compliant
- Current page: 199 of 671
- Download datasheet (8Mb)
5.19.2.2
Intel
®
82801EB ICH5 / 82801ER ICH5R Datasheet
Processing Transfer Descriptors
The ICH5 executes a TD using the following generalized algorithm. These basic steps are common
across all modes of TDs. Subsequent sections present processing steps unique to each TD mode.
10. Update Status [Memory Access] (TD.Status and TD.ActualLength).
12. Proceed to next entry.
11. Write the link pointer from the current TD into the element pointer field of the QH structure. If
1. ICH5 fetches TD or QH from the current Link Pointer.
2. If a QH, go to 1 to fetch from the Queue Element Link Pointer. If inactive, go to 12
3. Build token, actual bits are in TD token.
4. If (Host-to-Function) then
5. [Begin USB Transaction] Issue token (from token built in 2, above) and begin data transfer.
6. Fetch data from memory (via TD BufferPointer) and transfer over USB until TD Max-Length
7. Wait for data to arrive (from USB). Write incoming bytes into memory beginning at TD
8. Issue handshake based on status of data received (Ack or Time-out). Go to 10.
9. Wait for handshake, if required [End of USB Transaction].
end if
if (Host-to-Function) then Go to 6
else Go to 7
end if
bytes have been read and transferred. [Concurrent system memory and USB Accesses].
Go to 8.
BufferPointer. Internal HC buffer should signal end of data packet. Number of bytes received
must be (TD Max-Length; The length of the memory area referenced by TD BufferPointer
must be (TD Max-Length. [Concurrent system memory and USB Accesses].
If the TD was an isochronous TD, mark the TD inactive. Go to 12.
If not an isochronous TD, and the TD completed successfully, mark the TD inactive. Go to 11.
If not successful, and the error count has not been reached, leave the TD active. If the error
count has been reached, mark the TD inactive. Go to 12.
the Vf bit is set in the TD link pointer, go to 2.
[Memory Access] issue request for data, (referenced through TD.BufferPointer)
wait for first chunk data arrival
Functional Description
199
Related parts for NH82801ERSL8WB
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Microprocessor: Intel Celeron M Processor 320 and Ultra Low Voltage Intel Celeron M Processor at 600MHz
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 82550 Fast Ethernet Multifunction PCI/CardBus Controller
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 64 Mbit. Access speed 150 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 100 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
DA28F640J5A-1505 Volt Intel StrataFlash Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 6300ESB I/O Controller Hub
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801DB I/O Controller Hub (ICH4), Pb-Free SLI
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801FB I/O Controller Hub (ICH6)
Manufacturer:
Intel Corporation
Datasheet: