SSTU32866EC-S NXP Semiconductors, SSTU32866EC-S Datasheet - Page 17
![](/photos/31/41/314104/sot536-1_sml.jpg)
SSTU32866EC-S
Manufacturer Part Number
SSTU32866EC-S
Description
Manufacturer
NXP Semiconductors
Datasheet
1.SSTU32866EC-S.pdf
(29 pages)
Specifications of SSTU32866EC-S
Logic Family
SSTU
Logical Function
Registered Buffer
Number Of Elements
1
Number Of Bits
25
Number Of Inputs
25
Number Of Outputs
25
High Level Output Current
-8mA
Low Level Output Current
8mA
Package Type
LFBGA
Propagation Delay Time
3ns
Operating Supply Voltage (typ)
1.8V
Operating Supply Voltage (max)
1.9V
Operating Supply Voltage (min)
1.7V
Clock-edge Trigger Type
Posit/Negat-Edge
Polarity
Non-Inverting
Technology
CMOS
Frequency (max)
450(Min)MHz
Mounting
Surface Mount
Pin Count
96
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Lead Free Status / RoHS Status
Not Compliant
Philips Semiconductors
11. Test information
9397 750 14181
Product data sheet
11.1 Parameter measurement information for data output load circuit
V
All input pulses are supplied by generators having the following characteristics:
PRR
The outputs are measured one at a time with one transition per measurement.
Fig 10. Load circuit, data output measurements
Fig 11. Voltage and current waveforms; inputs active and inactive times
Fig 12. Voltage waveforms; pulse duration
DD
= 1.8 V
(1) C
(1) I
CK inputs
10 MHz; Z
V
V
V
DD
ID
IH
IL
L
includes probe and jig capacitance.
= V
tested with clock and data inputs held at V
= 600 mV
= V
REF
0.1 V.
REF
R
test point
test point
+ 250 mV (AC voltage levels) for differential inputs. V
0
L
RESET
= 100
250 mV (AC voltage levels) for differential inputs. V
= 50 ; input slew rate = 1 V/ns
input
T
LVCMOS
Rev. 02 — 11 November 2004
L
= 50
I
DD
(1)
V
DD
1.8 V DDR2 configurable registered buffer with parity
t
INACT
/2
V
10 %
ICR
CK
CK
DUT
OUT
t
W
DD
or GND, and I
T
L
20 %, unless otherwise specified.
= 350 ps, 50
V
DD
V
ICR
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
t
/2
ACT
O
IL
IH
= 0 mA.
C
= GND for LVCMOS inputs.
= V
L
002aaa373
0 V
V
= 30 pF
DD
002aaa372
V
DD
SSTU32866
ID
90 %
V
V
for LVCMOS inputs.
(1)
IH
IL
V
DD
002aaa371
R
R
L
L
= 1000
= 1000
17 of 29